blob: 46f4048c391ff95fb80b03add31fae47b9b0b7f5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
// $Id$
/**
* @file
* @author Marijke Hengstmengel (mhengstmengel@remedy.nl)
*/
#ifndef RECEIVER_IDL
#define RECEIVER_IDL
#include "Connector/LatencyTT_Test_Connector.idl"
module LatencyTT_Test
{
component Receiver
{
port LatencyTTTestConn::DDS_Listen info_listen;
port LatencyTTTestConn::DDS_Write write_ping;
};
};
#endif
|
