blob: e849e0fd8fd4348e17b297f0b6ef7cd9e9137058 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
// $Id$
/**
* @file
* @author Marcel Smit (msmit@remedy.nl)
*/
#ifndef RECEIVER_IDL
#define RECEIVER_IDL
#include "Connector/CoherentWrite_Test_Connector.idl"
#include "Base/Reader_Starter.idl"
module CoherentWrite_Test
{
component Receiver
{
port CoherentWriteTestConnector::DDS_Get info_out;
provides CoherentWriteStarter reader_start;
uses CoherentWriteRestarter writer_restart;
attribute unsigned short nr_runs;
};
};
#endif
|
