blob: 28afda4aea33e6f152e5c98bcee3af8b7598121c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
/**
* @file
* @author Marijke Hengstmengel (mhengstmengel@remedy.nl)
*/
#ifndef RECEIVER_IDL
#define RECEIVER_IDL
#include "Connector/PSL_DeadlineTest_Connector.idl"
module PSL_DeadlineTest
{
component Receiver
{
port PSLDeadlineConnector::DDS_Get info_get;
port PSLDeadlineConnector::DDS_Listen info_out;
};
};
#endif
|
