summaryrefslogtreecommitdiff
path: root/gas/config/tc-aarch64.c
Commit message (Expand)AuthorAgeFilesLines
* Correct disassembly of dot product instructions.users/linaro/binutils-2_28-branchTamar Christina2018-01-151-2/+8
* Add support for V_4B so we can properly reject it.Tamar Christina2018-01-151-3/+3
* [AArch64] Add dot product support for AArch64 to binutilsTamar Christina2017-08-041-3/+7
* sveRichard Sandiford2017-02-271-3/+10
* sveRichard Sandiford2017-02-271-0/+3
* [AArch64] Add separate feature flag for weaker release consistent load insnsRichard Sandiford2017-02-271-0/+2
* Update year range in copyright notice of all files.Alan Modra2017-01-021-1/+1
* [Binutils][AARCH64]Remove Cn register for coprocessor CRn, CRm fieldRenlin Li2016-12-131-15/+15
* Fix spelling in comments in C source files (gas)Ambrogino Modigliani2016-11-271-1/+1
* [AArch64] Add ARMv8.3 FCMLA and FCADD instructionsSzabolcs Nagy2016-11-181-0/+3
* [AArch64] Add ARMv8.3 combined pointer authentication load instructionsSzabolcs Nagy2016-11-181-0/+21
* [AArch64] Add ARMv8.3 PACGA instructionSzabolcs Nagy2016-11-111-0/+2
* [AArch64] Add ARMv8.3 command line option and feature flagSzabolcs Nagy2016-11-111-0/+1
* [AArch64] Fix feature dependencies for +simd and +cryptoSzabolcs Nagy2016-11-111-2/+2
* New option falkor for Qualcomm server partSiddhesh Poyarekar2016-11-041-0/+3
* [AArch64] Print spaces after commas in addressesRichard Sandiford2016-09-211-1/+1
* [AArch64] Use "must" rather than "should" in error messagesRichard Sandiford2016-09-211-4/+4
* [AArch64] Add SVE condition codesRichard Sandiford2016-09-211-25/+33
* [AArch64][SVE 31/32] Add SVE instructionsRichard Sandiford2016-09-211-1/+16
* [AArch64][SVE 29/32] Add new SVE core & FP register operandsRichard Sandiford2016-09-211-0/+6
* [AArch64][SVE 28/32] Add SVE FP immediate operandsRichard Sandiford2016-09-211-3/+38
* [AArch64][SVE 27/32] Add SVE integer immediate operandsRichard Sandiford2016-09-211-0/+27
* [AArch64][SVE 26/32] Add SVE MUL VL addressing modesRichard Sandiford2016-09-211-15/+59
* [AArch64][SVE 25/32] Add support for SVE addressing modesRichard Sandiford2016-09-211-23/+222
* [AArch64][SVE 24/32] Add AARCH64_OPND_SVE_PATTERN_SCALEDRichard Sandiford2016-09-211-1/+41
* [AArch64][SVE 23/32] Add SVE pattern and prfop operandsRichard Sandiford2016-09-211-0/+64
* [AArch64][SVE 22/32] Add qualifiers for merging and zeroing predicationRichard Sandiford2016-09-211-4/+52
* [AArch64][SVE 21/32] Add Zn and Pn registersRichard Sandiford2016-09-211-31/+130
* [AArch64][SVE 20/32] Add support for tied operandsRichard Sandiford2016-09-211-0/+5
* [AArch64][SVE 13/32] Add an F_STRICT flagRichard Sandiford2016-09-211-4/+1
* [AArch64][SVE 12/32] Remove boolean parameters from parse_address_mainRichard Sandiford2016-09-211-24/+21
* [AArch64][SVE 11/32] Tweak aarch64_reg_parse_32_64 interfaceRichard Sandiford2016-09-211-106/+108
* [AArch64][SVE 10/32] Move range check out of parse_aarch64_imm_floatRichard Sandiford2016-09-211-8/+6
* [AArch64][SVE 09/32] Improve error messages for invalid floatsRichard Sandiford2016-09-211-6/+14
* [AArch64][SVE 08/32] Generalise aarch64_double_precision_fmovableRichard Sandiford2016-09-211-33/+29
* [AArch64][SVE 07/32] Replace hard-coded uses of REG_TYPE_R_Z_BHSDQ_VRichard Sandiford2016-09-211-22/+31
* [AArch64][SVE 06/32] Generalise parse_neon_reg_listRichard Sandiford2016-09-211-5/+8
* [AArch64][SVE 05/32] Rename parse_neon_type_for_operandRichard Sandiford2016-09-211-2/+2
* [AArch64][SVE 04/32] Rename neon_type_el to vector_type_elRichard Sandiford2016-09-211-16/+16
* [AArch64][SVE 03/32] Rename neon_el_type to vector_el_typeRichard Sandiford2016-09-211-4/+4
* [AArch64][SVE 01/32] Remove parse_neon_operand_typeRichard Sandiford2016-09-211-27/+4
* [AArch64] Reject -0.0 as an 8-bit FP immediateRichard Sandiford2016-08-111-1/+1
* Fix the generation of alignment frags in code sections for AArch64.Nick Clifton2016-08-051-3/+7
* [AArch64] Fix +nofp16 handlingSzabolcs Nagy2016-07-011-17/+67
* aarch64: make the type of reg_entry::type aarch64_reg_typeTrevor Saunders2016-06-251-10/+10
* remove a few sentinalsTrevor Saunders2016-06-251-7/+5
* Update the feature set for the Vulcan AArch64 cpu.Virendra Pathak2016-06-201-2/+2
* Accept vulcan as a cpu name for the AArch64 port of GAS.Virendra Pathak2016-06-131-0/+3
* [AARCH64][GAS] Fix two -Wstack-usage warnings.Renlin Li2016-06-091-7/+5
* [AArch64][gas] Add support for Cortex-A73Kyrylo Tkachov2016-06-031-0/+2
View Lorry Controller Status