summaryrefslogtreecommitdiff
path: root/opcodes
Commit message (Expand)AuthorAgeFilesLines
* Add support for ARC instruction relaxation in the assembler.Claudiu Zissulescu2016-02-102-0/+132
* Fix the encoding of the MSP430's RRUX instruction.Nick Clifton2016-02-042-2/+14
* opcodes/cgen: Rework calculation of shift when inserting fieldsAndrew Burgess2016-02-0215-42/+157
* epiphany/disassembler: Improve alignment of output.Andrew Burgess2016-02-022-2/+7
* Fix undefined compilation behaviour shifting a value into the sign bit of a s...Michael McConville2016-02-012-1/+7
* [PATCH[ARM]Check mapping symbol while backward searching for IT block.Renlin Li2016-01-252-3/+83
* [AArch64] Reject invalid immediate operands to MSR UAOMatthew Wahab2016-01-202-2/+9
* MIPS: Remove remnants of 48-bit microMIPS instruction supportMaciej W. Rozycki2016-01-182-35/+6
* Regen configureAlan Modra2016-01-172-1/+5
* Fix display of RL78 MOVW instructions that use the stack pointer.Nick Clifton2016-01-144-3/+23
* [AArch64] Fix missing architecture checks for ARMv8.2 system registers.Matthew Wahab2016-01-142-9/+13
* [ARM] Support ARMv8.2 RAS extension.Matthew Wahab2016-01-122-0/+13
* Delete opcodes that have been removed from ISA 3.0.Peter Bergner2016-01-112-5/+8
* m68k: fix constraints of move.[bw] for ISA_B/CAndreas Schwab2016-01-082-3/+9
* Copyright update for binutilsAlan Modra2016-01-01270-273/+277
* New 2016 binutils ChangeLog filesAlan Modra2016-01-011-0/+14
* binutils ChangeLog rotationAlan Modra2016-01-011-0/+0
* opcodes/arc: Support dmb instruction with no operandsAndrew Burgess2015-12-312-0/+8
* Fix assorted ChangeLog errorsAlan Modra2015-12-301-9/+8
* Add assembler support for ARMv8-M BaselineThomas Preud'homme2015-12-242-13/+21
* Add assembler support for ARMv8-M MainlineThomas Preud'homme2015-12-242-12/+25
* RXv2 support updateYoshinori Sato2015-12-223-8/+17
* Add support for RX V2 Instruction SetYoshinori Sato2015-12-154-1280/+2862
* [AArch64][PATCH 14/14] Support FP16 Adv.SIMD Scalar Shift By Immediate instru...Matthew Wahab2015-12-145-1021/+1052
* [AArch64][PATCH 13/14] Support FP16 Adv.SIMD Shift By Immediate instructions.Matthew Wahab2015-12-145-1259/+1288
* [AArch64][PATCH 12/14] Support FP16 Adv.SIMD Scalar Pairwise instructions.Matthew Wahab2015-12-145-1101/+1181
* [AArch64][PATCH 11/14] Add support for the 2H vector type.Matthew Wahab2015-12-143-1/+15
* [AArch64][PATCH 9/14] Support FP16 Adv.SIMD Modified Immediate instructions.Matthew Wahab2015-12-145-1535/+1555
* [AArch64][PATCH 8/14] Support FP16 Adv.SIMD Across Lanes instructions.Matthew Wahab2015-12-145-1660/+1728
* [AArch64][PATCH 7/14] Support FP16 Scalar Indexed Element instructions.Matthew Wahab2015-12-145-1215/+1275
* [AArch64][PATCH 6/14] Support FP16 Vector Indexed Element instructions.Matthew Wahab2015-12-145-1580/+1648
* [AArch64][PATCH 5/14] Support FP16 Scalar Two Register Misc. instructions.Matthew Wahab2015-12-145-1238/+1522
* [AArch64][PATCH 4/14] Support FP16 Vector Two Register Misc. instructions.Matthew Wahab2015-12-145-1773/+2169
* [AArch64][PATCH 3/14] Support ARMv8.2 FP16 Scalar Three Same instructions.Matthew Wahab2015-12-145-1081/+1207
* [AArch64][PATCH 2/14] Support ARMv8.2 FP16 Vector Three Same instructions.Matthew Wahab2015-12-145-1363/+1693
* [AArch64][PATCH 1/14] Support ARMv8.2 FP16 Adv.SIMD instructions.Matthew Wahab2015-12-142-0/+8
* [AArch64] Fix errors rebasing the ARMv8.2 AT and system registers patchMatthew Wahab2015-12-142-6/+15
* Enable 2 operand form of powerpc mfcr with -manyAlan Modra2015-12-122-3/+8
* [AArch64][Patch 5/5] Add instruction PSB CSYNCMatthew Wahab2015-12-115-25/+44
* [AArch64][Patch 4/5] Support HINT aliases taking operands.Matthew Wahab2015-12-118-4/+68
* [AArch64][Patch 3/5] Adjust maximum number of instruction aliases.Matthew Wahab2015-12-112-2/+6
* [AArch64][Patch 2/5] Add Statistical Profiling Extension system registers.Matthew Wahab2015-12-112-1/+39
* [Aarch64] Support ARMv8.2 AT instructionsMatthew Wahab2015-12-102-0/+14
* [AArch64][PATCH 2/2] Support ARMv8.2 DC CVAP instruction.Matthew Wahab2015-12-102-0/+21
* [AArch64][PATCH 1/2] Add support for ARMv8.2 DC CVAP instruction.Matthew Wahab2015-12-103-47/+74
* [AArch64][binutils] Add support for ARMv8.2 PSTATE.UAO.Matthew Wahab2015-12-102-0/+21
* [AArch64][PATCH 2/2] Add RAS system registers.Matthew Wahab2015-12-102-0/+45
* [AArch64][PATCH 1/2] Add support for RAS instruction ESB.Matthew Wahab2015-12-104-24/+38
* Implement Intel OSPKE instructionsH.J. Lu2015-12-097-5305/+5384
* rl78: Enable MULU for all ISAs.DJ Delorie2015-12-083-162/+165