summaryrefslogtreecommitdiff
path: root/gas/testsuite/gas/arm/mve-vrint-bad.l
blob: 39fca355f6be2f7b8650867d20d590a4a992a18c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
[^:]*: Assembler messages:
[^:]*:13: Error: bad type in SIMD instruction -- `vrintn.i16 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrintn.f64 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrintx.i16 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrintx.f64 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrinta.i16 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrinta.f64 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrintz.i16 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrintz.f64 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrintm.i16 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrintm.f64 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrintp.i16 q0,q1'
[^:]*:13: Error: bad type in SIMD instruction -- `vrintp.f64 q0,q1'
[^:]*:14: Error: VFP single, double or Neon quad precision register expected -- `vrintr.f16 q0,q1'
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Error: syntax error -- `vrintneq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintneq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintneq.f16 q0,q1'
[^:]*:25: Error: vector predicated instruction should be in VPT/VPST block -- `vrintnt.f16 q0,q1'
[^:]*:25: Error: instruction missing MVE vector predication code -- `vrintn.f16 q0,q1'
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Error: syntax error -- `vrintxeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintxeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintxeq.f16 q0,q1'
[^:]*:25: Error: vector predicated instruction should be in VPT/VPST block -- `vrintxt.f16 q0,q1'
[^:]*:25: Error: instruction missing MVE vector predication code -- `vrintx.f16 q0,q1'
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Error: syntax error -- `vrintaeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintaeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintaeq.f16 q0,q1'
[^:]*:25: Error: vector predicated instruction should be in VPT/VPST block -- `vrintat.f16 q0,q1'
[^:]*:25: Error: instruction missing MVE vector predication code -- `vrinta.f16 q0,q1'
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Error: syntax error -- `vrintzeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintzeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintzeq.f16 q0,q1'
[^:]*:25: Error: vector predicated instruction should be in VPT/VPST block -- `vrintzt.f16 q0,q1'
[^:]*:25: Error: instruction missing MVE vector predication code -- `vrintz.f16 q0,q1'
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Error: syntax error -- `vrintmeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintmeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintmeq.f16 q0,q1'
[^:]*:25: Error: vector predicated instruction should be in VPT/VPST block -- `vrintmt.f16 q0,q1'
[^:]*:25: Error: instruction missing MVE vector predication code -- `vrintm.f16 q0,q1'
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Warning: instruction is UNPREDICTABLE in an IT block
[^:]*:25: Error: syntax error -- `vrintpeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintpeq.f16 q0,q1'
[^:]*:25: Error: syntax error -- `vrintpeq.f16 q0,q1'
[^:]*:25: Error: vector predicated instruction should be in VPT/VPST block -- `vrintpt.f16 q0,q1'
[^:]*:25: Error: instruction missing MVE vector predication code -- `vrintp.f16 q0,q1'