blob: 78ea0743e22a10409b2c4ea4871ed2932136951b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
# Expect script for RISC-V assembler tests.
# Copyright (C) 2021 Free Software Foundation, Inc.
#
# This file is part of the GNU Binutils.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
# MA 02110-1301, USA.
if [istarget riscv*-*-*] {
run_dump_tests "vector-insns"
run_dump_tests "vector-insns-vmsgtvx"
run_dump_tests "vector-insns-zero-imm"
run_dump_tests "vector-insns-fail-arith-fixp"
run_dump_tests "vector-insns-fail-arith-floatp"
run_dump_tests "vector-insns-fail-arith-int"
run_dump_tests "vector-insns-fail-arith-narrow"
run_dump_tests "vector-insns-fail-arith-widen"
run_dump_tests "vector-insns-fail-load-store"
run_dump_tests "vector-insns-fail-mask"
run_dump_tests "vector-insns-fail-permutation"
run_dump_tests "vector-insns-fail-zvamo"
run_dump_tests "fp-zfh-insns"
run_dump_tests "float16-le"
run_dump_tests "float16-be"
run_dump_tests "extended-csr"
}
|
