1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
MVP MP Macro Assembler Version 1.13 Mon Feb 10 20:13:33 1997
Copyright (c) 1993-1995 Texas Instruments Incorporated
add.s PAGE 1
1 ; Test signed and unsigned addition instruction.
2 ; Test boundary conditions to ensure proper handling.
3 ; Note that unsigned addition still uses signed immediates.
4
5 00000000 62FB000A add r10,r11,r12 ; Register form
6 00000004 20AC3FFF add 16383,r2,r4 ; Maximum positive short signed immediate
7 00000008 212C4000 add -16384,r4,r4 ; Minimum negative short signed immediate
8 0000000C 317B1000 add 16384,r5,r6 ; Minimum positive long signed immediate
00000010 00004000
9 00000014 41FB1000 add -16385,r7,r8 ; Maximum negative short signed immediate
00000018 FFFFBFFF
10 0000001C 5ABB1000 add 2147483647,r10,r11 ; Maximum positive long signed immediate
00000020 7FFFFFFF
11 00000024 6B3B1000 add -2147483648,r12,r13 ; Minimum positive long signed immediate
00000028 80000000
12
13 0000002C 62FB200A addu r10,r11,r12 ; Register form
14 00000030 20ACBFFF addu 16383,r2,r4 ; Maximum positive short signed immediate
15 00000034 212CC000 addu -16384,r4,r4 ; Minimum negative short signed immediate
16 00000038 317B3000 addu 16384,r5,r6 ; Minimum positive long signed immediate
0000003C 00004000
17 00000040 41FB3000 addu -16385,r7,r8 ; Maximum negative short signed immediate
00000044 FFFFBFFF
18 00000048 5ABB3000 addu 2147483647,r10,r11 ; Maximum positive long signed immediate
0000004C 7FFFFFFF
19 00000050 6B3B3000 addu -2147483648,r12,r13 ; Minimum positive long signed immediate
00000054 80000000
No Errors, No Warnings
|
