summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeFilesLines
* fix(rmmd): add missing padding to RMM Boot Manifest and initialize itJavier Almansa Sobrino2022-12-077-3/+40
| | | | | | | | | | | This patch also: * Enforces the check of RES0 fields on EL3-RMM boot interface and manifest * Fixes a couple of nits on the EL3-RMM Boot Interface documentation. Signed-off-by: Javier Almansa Sobrino <javier.almansasobrino@arm.com> Change-Id: Idb9e38f9fcda2ba0655646a1e2c4fdbabd5cdc40
* Merge "fix(zynqmp): initialize uint32 with value 0U in pm code" into integrationJoanna Farley2022-12-011-11/+11
|\
| * fix(zynqmp): initialize uint32 with value 0U in pm codeNaman Patel2022-12-011-11/+11
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MISRA Violation: MISRA C-2012 Rule 7.2 - Initialize the unsigned int with value 0u in pm_service component. Current misra warning detection tool is not reporting this as warning. It reports only when the initialized value exceeds the range of data type based on compiler used. But, this change is added as a part of precaution as some other misra checker tool may report it as violation of rule 7.2. Signed-off-by: Naman Patel <naman.patel@amd.com> Change-Id: I50a5cee2a077fe157e79757d959ce33064225af3
* | Merge "fix(el3_runtime): restore SPSR/ELR/SCR after esb" into integrationManish Pandey2022-12-011-21/+21
|\ \ | |/ |/|
| * fix(el3_runtime): restore SPSR/ELR/SCR after esbManish Pandey2022-12-011-21/+21
| | | | | | | | | | | | | | | | | | | | SCR_EL3 register is restored before esb issued and it is assumed that EAs are unmasked at that point, which is wrong, as the SCR_EL3 value at that time is restored from the context of the world where it is returning to. Signed-off-by: Manish Pandey <manish.pandey2@arm.com> Change-Id: Id1c7150a70b5f589b0dc7c50c359b4d23ee9f256
* | Merge "build: restrict usage of CTX_INCLUDE_EL2_REGS" into integrationManish Pandey2022-12-016-30/+41
|\ \ | |/ |/|
| * build: restrict usage of CTX_INCLUDE_EL2_REGSGovindraj Raja2022-12-016-30/+41
| | | | | | | | | | | | | | | | | | | | | | CTX_INCLUDE_EL2_REGS is used to save/restore EL2 registers and it should be only used when there is SPMD or RME enabled. Make CTX_INCLUDE_EL2_REGS an internal macro and remove from documentation. Signed-off-by: Govindraj Raja <govindraj.raja@arm.com> Change-Id: I6a70edfd88163423ff0482de094601cf794246d6
* | Merge changes from topic "mb/refactor-evlog" into integrationManish Pandey2022-11-308-63/+32
|\ \ | | | | | | | | | | | | | | | | | | | | | * changes: refactor(qemu): pass platform metadata as a function's argument refactor(imx8m): pass platform metadata as a function's argument refactor(fvp): pass platform metadata as a function's argument refactor(measured-boot): accept metadata as a function's argument
| * | refactor(qemu): pass platform metadata as a function's argumentManish V Badarkhe2022-11-223-37/+19
| | | | | | | | | | | | | | | | | | | | | | | | | | | Based on the prototype modification of the event_log_measure_and_record function in the previous patch, platform metadata was passed as an argument. Change-Id: I9d8316914c046f47cdc6875b16649479e82087aa Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
| * | refactor(imx8m): pass platform metadata as a function's argumentManish V Badarkhe2022-11-221-6/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | Based on the prototype modification of the event_log_measure_and_record function in the previous patch, platform metadata was passed as an argument. Change-Id: I4b98b6a035abb28c000344f2dbeb3996c69eee61 Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
| * | refactor(fvp): pass platform metadata as a function's argumentManish V Badarkhe2022-11-222-7/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | Based on the prototype modification of the event_log_measure_and_record function in the previous patch, platform metadata was passed as an argument. Change-Id: Id1bf59c243c483d7e32152f094c693e95d29fe2b Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
| * | refactor(measured-boot): accept metadata as a function's argumentManish V Badarkhe2022-11-222-13/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | | Updated the event log driver's function to accept metadata as an argument, to remove the platform function usage from the event log driver to make it a standalone driver. Change-Id: I512cf693d51dc3c0b9d2c1bfde4f89414e273049 Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
* | | Merge "fix(console): fix crash on spin_unlock with cache disabled" into ↵Manish Pandey2022-11-291-3/+3
|\ \ \ | | | | | | | | | | | | integration
| * | | fix(console): fix crash on spin_unlock with cache disabledBaruch Siach2022-11-291-3/+3
|/ / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Current code skips load of spinlock address when cache is disabled. The following call to spin_unlock stores into the random location that x0 points to. Move spinlock address load earlier so that x0 is always valid on spin_unlock call. Change-Id: Iac640289725dce2518f2fed483d7d36ca748ffe8 Signed-off-by: Baruch Siach <baruch@tkos.co.il>
* | | Merge "fix(cpus): workaround for Cortex-X3 erratum 2615812" into integrationLauren Wehrmeister2022-11-284-4/+55
|\ \ \
| * | | fix(cpus): workaround for Cortex-X3 erratum 2615812Harrison Mutai2022-11-174-4/+55
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Cortex-X3 erratum 2615812 is a Cat B erratum that applies to revisions r0p0, r1p0, and r1p1, and is still open. The workaround is to disable the use of the Full Retention power mode in the core (setting WFI_RET_CTRL and WFE_RET_CTRL in CORTEX_X3_IMP_CPUPWRCTLR_EL1 to 0b000). SDEN can be found here: https://developer.arm.com/documentation/SDEN2055130/latest Change-Id: I5ad66df3e18fc85a6b23f6662239494ee001d82f Signed-off-by: Harrison Mutai <harrison.mutai@arm.com>
* | | | Merge "fix(intel): fix print out ERROR when encounter SEU_Err" into integrationSandrine Bailleux2022-11-281-1/+1
|\ \ \ \
| * | | | fix(intel): fix print out ERROR when encounter SEU_ErrSieu Mun Tang2022-11-221-1/+1
| | |/ / | |/| | | | | | | | | | | | | | | | | | | | | | | | | | Print out ERROR message when system face encounter SEU_ERR Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I744afbca23b74b164e47472039b5d6fbe5c3c764
* | | | Merge changes I8667f362,Ia0bd832c into integrationSandrine Bailleux2022-11-282-9/+44
|\ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | * changes: feat(intel): setup FPGA interface for Agilex fix(intel): fix pinmux handoff bug on Agilex
| * | | | feat(intel): setup FPGA interface for AgilexJit Loon Lim2022-11-222-7/+42
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Enable/Disable FPGA interfaces based on handoff configuration. Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I8667f362aa53e7c68723e0dbd5284844ae39dfb5
| * | | | fix(intel): fix pinmux handoff bug on AgilexJit Loon Lim2022-11-221-2/+2
| |/ / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Incorrect number of FPGA pinmux registers was copied from handoff data. This caused pinmux_emac0_usefpga register to always be zero meaning "EMAC0 uses HPS IO Pins" even if handoff data for this register was one meaning "EMAC0 uses the FPGA Inteface". Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: Ia0bd832c61d25f66ef13f39fe28b054cb96af9a1
* | | | Merge "fix(intel): fix sp_timer0 is not disabled in firewall on Agilex" into ↵Sandrine Bailleux2022-11-281-0/+1
|\ \ \ \ | | | | | | | | | | | | | | | integration
| * | | | fix(intel): fix sp_timer0 is not disabled in firewall on AgilexJit Loon Lim2022-11-221-0/+1
| |/ / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | sp_timer0 is not disabled in firewall on Agilex causing Zephyr is facing issue to access the timer. Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I0099e200d6c9ca435f46393c6ed9cbe387870af0
* | | | Merge "fix(intel): remove checking on TEMP and VOLT checking for HWMON" into ↵Sandrine Bailleux2022-11-281-8/+0
|\ \ \ \ | | | | | | | | | | | | | | | integration
| * | | | fix(intel): remove checking on TEMP and VOLT checking for HWMONJit Loon Lim2022-11-221-8/+0
| |/ / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | Remove high level logic hardware channel checking on HWMON TEMP and VOLT read. Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I9102b7b4334cb95f0b622c498a6569328f534d42
* | | | Merge "fix(rss): remove null-terminator from RSS metadata" into integrationSandrine Bailleux2022-11-282-8/+10
|\ \ \ \ | |_|_|/ |/| | |
| * | | fix(rss): remove null-terminator from RSS metadataDavid Vincze2022-11-252-8/+10
|/ / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Remove the null-terminator of the string-like data items from the RSS measurement's metadata. The 'version' and 'sw_type' items have an associated length value which should not include a null-terminator when storing the measurement. Change-Id: Ia91ace2fff8b6f75686dd2e1862475268300bbdb Signed-off-by: David Vincze <david.vincze@arm.com>
* | | Merge "fix(zynqmp): check return status of pm_get_api_version" into integrationJoanna Farley2022-11-251-1/+7
|\ \ \
| * | | fix(zynqmp): check return status of pm_get_api_versionNaman Patel2022-11-241-1/+7
| |/ / | | | | | | | | | | | | | | | | | | | | | | | | MISRA Violation: MISRA C-2012 Rule 17.7 - Check the return status of function pm_get_api_version and return error in case of failure. Signed-off-by: Naman Patel <naman.patel@amd.com> Change-Id: I69fb000c04f22996da7965a09a1797c7bfaad252
* | | Merge "fix(versal): initialize the variable with value 0 in pm code" into ↵Joanna Farley2022-11-252-4/+2
|\ \ \ | | | | | | | | | | | | integration
| * | | fix(versal): initialize the variable with value 0 in pm codeNaman Patel2022-11-242-4/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Remove zeromem function as the array is already initialized with value 0. MISRA Violation: MISRA C-2012 Rule 9.1 - Initialize the array/variable with a value 0 to resolve the misra warnings in pm_service component. Signed-off-by: Naman Patel <naman.patel@amd.com> Change-Id: I1a3d44a7ae4088a3034eb0119d82b99cd4617ccd
* | | | Merge "feat(qemu): increase size of bl2" into integrationManish Pandey2022-11-241-1/+1
|\ \ \ \
| * | | | feat(qemu): increase size of bl2Leo Yan2022-11-171-1/+1
| | |_|/ | |/| | | | | | | | | | | | | | | | | | | | | | | | | | Increases BL2 size to have room to enable security features (like measurement and TPM). Signed-off-by: Leo Yan <leo.yan@linaro.org> Change-Id: Iba5e8923e2e154315499e9bfce2e0aff0ccc8f95
* | | | Merge "fix(docs): deprecate plat_convert_pk() in v2.9" into integrationJoanna Farley2022-11-221-4/+1
|\ \ \ \ | |_|_|/ |/| | |
| * | | fix(docs): deprecate plat_convert_pk() in v2.9Yann Gautier2022-11-221-4/+1
|/ / / | | | | | | | | | | | | | | | | | | | | | The deprecation was tagged "Next release after 2.8". Now there is a 2.9 planned, directly use this version. Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I0727eebc4a3800dafafc4166b0c2c40a12c90b4b
* | | Merge "docs(spm): update threat model" into integrationv2.8.0v2.8testManish Pandey2022-11-211-14/+283
|\ \ \
| * | | docs(spm): update threat modelMadhukar Pappireddy2022-11-211-14/+283
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Update SPM threat model for possible threats, from malicious endpoints, related to interrupt management. The mitigations are based on the guidance provided in FF-A v1.1 EAC0 spec. Change-Id: Ib9e26e3f1c60fe3a2734a67de1dcf1cea4883d38 Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
* | | | Merge "docs(qemu): document steps to run in OpenCI" into integrationManish Pandey2022-11-211-0/+34
|\ \ \ \ | |/ / / |/| | |
| * | | docs(qemu): document steps to run in OpenCIHarrison Mutai2022-11-211-0/+34
| |/ / | | | | | | | | | | | | | | | | | | | | | Add details on how to run QEMU in OpenCI, and what tests are currently supported. Signed-off-by: Harrison Mutai <harrison.mutai@arm.com> Change-Id: I291e4eb64a58c766519ff7dcac4841ae75c3934e
* | | Merge "fix(intel): fix UART baud rate and clock" into integrationSandrine Bailleux2022-11-214-9/+5
|\ \ \
| * | | fix(intel): fix UART baud rate and clockSieu Mun Tang2022-11-214-9/+5
|/ / / | | | | | | | | | | | | | | | | | | | | | Revise the UART baud rate and clock for general platform build, SIMIC build and EMU build. Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I62fefe7b96d5124e75d2810b4fbc1640422b1353
* | | Merge "docs(changelog): changelog for v2.8 release" into integrationManish Pandey2022-11-185-5/+919
|\ \ \
| * | | docs(changelog): changelog for v2.8 releaselaurenw-arm2022-11-165-5/+919
| |/ / | | | | | | | | | | | | Change-Id: I1d99ea46ad527993ee786c34a67f94d74470f960 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
* | | Merge "fix(docs): add v2.9 release schedule" into integrationJoanna Farley2022-11-181-0/+2
|\ \ \
| * | | fix(docs): add v2.9 release scheduleJoanna Farley2022-11-181-0/+2
|/ / / | | | | | | | | | | | | Signed-off-by: Joanna Farley <Joanna.Farley@arm.com> Change-Id: I082461d7d21f63e3b8cbee37e8f01b8128e4b5a0
* | | Merge changes I97687f18,I91d5718b into integrationOlivier Deprez2022-11-171-81/+166
|\ \ \ | | | | | | | | | | | | | | | | | | | | * changes: docs(spm): interrupt handling guidance FF-A v1.1 EAC0 docs(spm): partition runtime model and schedule modes
| * | | docs(spm): interrupt handling guidance FF-A v1.1 EAC0Madhukar Pappireddy2022-11-161-81/+132
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch documents the actions taken by Hafnium SPMC in response to non-secure and secure interrupts. Change-Id: I97687f188ca97aeb255e3e5b55d44ddf5d66b6e0 Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
| * | | docs(spm): partition runtime model and schedule modesMadhukar Pappireddy2022-11-161-0/+34
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch documents the support for partition runtime models, call chains and schedule modes in Hafnium SPMC. Change-Id: I91d5718bb2c21d475499e402f6f27076930336cb Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
* | | | Merge changes from topic "ja/spm_doc" into integrationOlivier Deprez2022-11-171-6/+59
|\ \ \ \ | |/ / / |/| | | | | | | | | | | | | | | * changes: docs(spm): ff-a v1.1 indirect message docs(spm): s-el0 partition support update
| * | | docs(spm): ff-a v1.1 indirect messageJ-Alves2022-11-161-1/+54
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Update secure partition manager documentation to include FF-A v1.1 indirect messaging implementation. Signed-off-by: J-Alves <joao.alves@arm.com> Change-Id: Ifbca45347f775080ef98ac896d31650204318ba4