summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTodd Broch <tbroch@chromium.org>2014-10-10 11:38:56 -0700
committerchrome-internal-fetch <chrome-internal-fetch@google.com>2014-10-14 23:59:19 +0000
commitc222d7b700efa20cbe7bcf4d86e9f5a6e32e8550 (patch)
treeabe6238dee5e666604671895323666703df4ec1b
parent160082d5cd642f6d52aaca50f4032922b9c6042c (diff)
downloadchrome-ec-c222d7b700efa20cbe7bcf4d86e9f5a6e32e8550.tar.gz
pd: hoho: de-assert PD_SBU_ENABLE at boot.
Per alternate mode this GPIO should not be enabled until alternate mode has been successfully entered. BRANCH=none BUG=chrome-os-partner:31192 TEST=manual, compile & boot on hoho gpioget PD_SBU_ENABLE = 0 Change-Id: Ide2a47851f30812b289221e302a930134a58a8a0 Signed-off-by: Todd Broch <tbroch@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/223159 Reviewed-by: Vincent Palatin <vpalatin@chromium.org>
-rw-r--r--board/hoho/gpio.inc2
1 files changed, 1 insertions, 1 deletions
diff --git a/board/hoho/gpio.inc b/board/hoho/gpio.inc
index 362636d32b..a24dbd9062 100644
--- a/board/hoho/gpio.inc
+++ b/board/hoho/gpio.inc
@@ -9,7 +9,7 @@ GPIO(USB_C_CC1_PD, A, 1, GPIO_ANALOG, NULL)
GPIO(MCDP_RESET_L, A, 3, GPIO_OUT_HIGH, NULL)
GPIO(PD_DAC_REF, A, 4, GPIO_ANALOG, NULL)
-GPIO(PD_SBU_ENABLE, A, 8, GPIO_OUT_HIGH, NULL)
+GPIO(PD_SBU_ENABLE, A, 8, GPIO_OUT_LOW, NULL)
GPIO(USB_DM, A, 11, GPIO_ANALOG, NULL)
GPIO(USB_DP, A, 12, GPIO_ANALOG, NULL)
GPIO(PD_CC1_TX_EN, A, 15, GPIO_OUT_LOW, NULL)