summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorVic Yang <victoryang@chromium.org>2014-11-20 16:07:23 -0800
committerchrome-internal-fetch <chrome-internal-fetch@google.com>2014-11-21 06:23:21 +0000
commit984b18a3313cc74871317b3aeed247eacf7085e6 (patch)
tree01e8654845617329ff2488fb902745c2b4a16f10
parente55bac2214f87ee59ef60960dee85fbebd13f6e9 (diff)
downloadchrome-ec-984b18a3313cc74871317b3aeed247eacf7085e6.tar.gz
ryu: Remove workaround for PI3USB9281
For P3, we'll use PI3USB9281A, which fixes the I2C clock problem. Let's remove the workaround and leave the clock enabled all the time. BRANCH=Ryu BUG=chrome-os-partner:31526 TEST=Boot on Ryu Signed-off-by: Vic Yang <victoryang@chromium.org> Change-Id: I05a3ebbff82282b69e3c5573608e500a34d370c0 Reviewed-on: https://chromium-review.googlesource.com/231180 Reviewed-by: Alec Berg <alecaberg@chromium.org>
-rw-r--r--board/ryu/board.h8
-rw-r--r--board/ryu/gpio.inc2
2 files changed, 1 insertions, 9 deletions
diff --git a/board/ryu/board.h b/board/ryu/board.h
index 17d1796eaf..1af218dbbb 100644
--- a/board/ryu/board.h
+++ b/board/ryu/board.h
@@ -42,14 +42,6 @@
#define CONFIG_UART_RX_DMA
#define CONFIG_UART_RX_DMA_CH STM32_DMAC_USART2_RX
-/*
- * Pericom I2C workaround
- * TODO(crosbug.com/p/31529): Remove this.
- */
-#define CONFIG_I2C_SCL_GATE_PORT I2C_PORT_MASTER
-#define CONFIG_I2C_SCL_GATE_ADDR 0x4a
-#define CONFIG_I2C_SCL_GATE_GPIO GPIO_PERICOM_CLK_EN
-
/* Charging/Power configuration */
#undef CONFIG_BATTERY_RYU /* TODO implement */
#define CONFIG_BATTERY_BQ27541
diff --git a/board/ryu/gpio.inc b/board/ryu/gpio.inc
index c229de54a9..686f629ce8 100644
--- a/board/ryu/gpio.inc
+++ b/board/ryu/gpio.inc
@@ -91,7 +91,7 @@ GPIO(SLAVE_I2C_SCL, A, 9, GPIO_INPUT, NULL)
GPIO(SLAVE_I2C_SDA, A, 10, GPIO_INPUT, NULL)
/* SCL gating for PI3USB9281 */
-GPIO(PERICOM_CLK_EN, C, 15, GPIO_OUT_LOW, NULL)
+GPIO(PERICOM_CLK_EN, C, 15, GPIO_OUT_HIGH, NULL)
/* Case closed debugging. */
GPIO(USB_PU_EN_L, C, 2, GPIO_OUT_HIGH, NULL)