summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorWai-Hong Tam <waihong@google.com>2018-10-24 11:34:12 -0700
committerchrome-bot <chrome-bot@chromium.org>2018-10-31 21:59:15 -0700
commita7c864a2332dbb9fc8d5ca3655abef04d2482df1 (patch)
treea469b45861a0fc7156b4d9a13f4f64a710594a24
parent32467b1ab217213962dcdbd141cbeb608f190520 (diff)
downloadchrome-ec-a7c864a2332dbb9fc8d5ca3655abef04d2482df1.tar.gz
cheza: Add internal PU for GPIO USB_C1_OC_ODL
This is an open-drain output from NX5P3290. Need an internal PU in EC. BRANCH=none BUG=b:118342484 TEST=Ran EC command "gpioget USB_C1_OC_ODL" and checked it high. Change-Id: I1e38b9c64a163740c65256fbf551ac28feaade49 Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/1298368 Reviewed-by: Stephen Boyd <swboyd@chromium.org>
-rw-r--r--board/cheza/gpio.inc2
1 files changed, 1 insertions, 1 deletions
diff --git a/board/cheza/gpio.inc b/board/cheza/gpio.inc
index 56e3833820..705bb38dad 100644
--- a/board/cheza/gpio.inc
+++ b/board/cheza/gpio.inc
@@ -124,7 +124,7 @@ GPIO(USBC_MUX_CONF1, PIN(5, 1), GPIO_OUT_HIGH) /* Port-1 enable DP switc
/* USB-C port-1 interrupts */
GPIO(USB_C1_DP_HPD, PIN(9, 6), GPIO_INPUT) /* DP HPD from port-1 TCPC */
-GPIO(USB_C1_OC_ODL, PIN(D, 7), GPIO_INPUT) /* Port-1 power switch over-current */
+GPIO(USB_C1_OC_ODL, PIN(D, 7), GPIO_INPUT | GPIO_PULL_UP) /* Port-1 power switch over-current */
/* I2C */
GPIO(I2C0_SCL, PIN(B, 5), GPIO_INPUT) /* EC_I2C_POWER_SCL */