summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorVijay Hiremath <vijay.p.hiremath@intel.com>2021-08-17 13:24:19 -0700
committerCommit Bot <commit-bot@chromium.org>2021-08-18 03:56:22 +0000
commit771985c46cc19e85f18e129deee58886dcca5c52 (patch)
treee9eee1eb5067a37e840d8ea19d329410d2f8f9e4
parent25cb48da6ab54ab1eb4ff59f0d6fd243397ab575 (diff)
downloadchrome-ec-771985c46cc19e85f18e129deee58886dcca5c52.tar.gz
flash_ec: add array for boards which use NPCX internal SPI
Created array for the NPCX internal SPI for the boards which do not use standard overlays. BUG=none BRANCH=none TEST=Able to flash npcx9m3f using MECC AIC on ADLRVP Signed-off-by: Vijay Hiremath <vijay.p.hiremath@intel.com> Change-Id: I57e4909f0b487b0efa4a3fa26f8b3d5465267dd7 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3101842 Reviewed-by: Tanu Malhotra <tanu.malhotra@intel.com> Reviewed-by: caveh jalali <caveh@chromium.org>
-rwxr-xr-xutil/flash_ec7
1 files changed, 7 insertions, 0 deletions
diff --git a/util/flash_ec b/util/flash_ec
index 9b55da1ad8..0e687041bf 100755
--- a/util/flash_ec
+++ b/util/flash_ec
@@ -123,6 +123,9 @@ BOARDS_NPCX_7M7X_JTAG=(
BOARDS_NPCX_SPI=(
)
+BOARDS_NPCX_INT_SPI=(
+)
+
BOARDS_SPI_1800MV=(
coral
reef
@@ -308,6 +311,10 @@ if $(in_array "${BOARDS_NPCX_SPI[@]}" "${BOARD}"); then
SUPPORTED_CHIPS+=("npcx_spi")
fi
+if $(in_array "${BOARDS_NPCX_INT_SPI[@]}" "${BOARD}"); then
+ SUPPORTED_CHIPS+=("npcx_int_spi")
+fi
+
if $(in_array "${BOARDS_IT83XX[@]}" "${BOARD}"); then
SUPPORTED_CHIPS+=("it83xx")
fi