diff options
| author | Shawn Nematbakhsh <shawnn@chromium.org> | 2016-09-29 08:55:14 -0700 |
|---|---|---|
| committer | chrome-bot <chrome-bot@chromium.org> | 2016-09-30 18:04:33 -0700 |
| commit | 710f4ff4cabef0ac86d37356dbb60a4e7f6b0e28 (patch) | |
| tree | 214138ac1fa85cffbf5b91281ea5ae499c662244 | |
| parent | ece9996136a1052cbe5688b26847bb75c63ba4d6 (diff) | |
| download | chrome-ec-710f4ff4cabef0ac86d37356dbb60a4e7f6b0e28.tar.gz | |
power: rk3399: Enable PP900_PCIE earlier to prevent leakage
Enable PP90_PCIE along with PPVAR_LOGIC and PP900_AP to avoid leakage.
BUG=chrome-os-partner:57952
BRANCH=Gru
TEST=Verify kevin powers up / down successfully.
Change-Id: I6fa47edcdde482d3fa2f249cfdff6e060a445f42
Signed-off-by: Shawn Nematbakhsh <shawnn@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/390896
Reviewed-by: Aseda Aboagye <aaboagye@chromium.org>
(cherry picked from commit b41006ba84bc86e453c241296309fadf9a864032)
Reviewed-on: https://chromium-review.googlesource.com/391037
Commit-Ready: Shawn N <shawnn@chromium.org>
Tested-by: Shawn N <shawnn@chromium.org>
Reviewed-by: Shawn N <shawnn@chromium.org>
| -rw-r--r-- | power/rk3399.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/power/rk3399.c b/power/rk3399.c index 6ffdd7bec1..3c35b6e3fb 100644 --- a/power/rk3399.c +++ b/power/rk3399.c @@ -188,11 +188,11 @@ enum power_state power_handle_state(enum power_state state) case POWER_S5S3: gpio_set_level(GPIO_PPVAR_LOGIC_EN, 1); gpio_set_level(GPIO_PP900_AP_EN, 1); + gpio_set_level(GPIO_PP900_PCIE_EN, 1); msleep(2); gpio_set_level(GPIO_PP900_PMU_EN, 1); gpio_set_level(GPIO_PP900_PLL_EN, 1); gpio_set_level(GPIO_PP900_USB_EN, 1); - gpio_set_level(GPIO_PP900_PCIE_EN, 1); msleep(2); /* @@ -336,11 +336,11 @@ enum power_state power_handle_state(enum power_state state) msleep(10); gpio_set_level(GPIO_PP1800_PMU_EN_L, 1); msleep(2); - gpio_set_level(GPIO_PP900_PCIE_EN, 0); gpio_set_level(GPIO_PP900_USB_EN, 0); gpio_set_level(GPIO_PP900_PLL_EN, 0); gpio_set_level(GPIO_PP900_PMU_EN, 0); msleep(2); + gpio_set_level(GPIO_PP900_PCIE_EN, 0); gpio_set_level(GPIO_PP900_AP_EN, 0); gpio_set_level(GPIO_PPVAR_LOGIC_EN, 0); |