summaryrefslogtreecommitdiff
path: root/Makefile
diff options
context:
space:
mode:
authorVincent Palatin <vpalatin@chromium.org>2012-01-24 21:15:26 +0000
committerVincent Palatin <vpalatin@chromium.org>2012-01-24 23:17:07 +0000
commitd356dea61ee170366acddc373953dad20f6fc48e (patch)
tree5f7e408361838d08cd345c35144f2cf03a871bd9 /Makefile
parent396a94c43f5b23d3c3535237e1ed6a1d90af3f3b (diff)
downloadchrome-ec-d356dea61ee170366acddc373953dad20f6fc48e.tar.gz
Add modularity to the build
You can now enable/disable tasks more easily. To conditionally compile a C file depending on the task FOO activation, just write something like that in the build.mk file : common-$(CONFIG_TASK_FOO)+=foo_source.o Signed-off-by: Vincent Palatin <vpalatin@chromium.org> BUG=None TEST=make all BOARD=link && make qemu-tests Change-Id: I760fb248e1599d13190ccd937a68ef47da17b510
Diffstat (limited to 'Makefile')
-rw-r--r--Makefile22
1 files changed, 17 insertions, 5 deletions
diff --git a/Makefile b/Makefile
index 7f98ebc02b..c382b9407a 100644
--- a/Makefile
+++ b/Makefile
@@ -12,6 +12,19 @@ PROJECT?=ec
# output directory for build objects
out?=build/$(BOARD)
+include Makefile.toolchain
+
+# Get CHIP name
+include board/$(BOARD)/build.mk
+
+# Transform the configuration into make variables
+_tsk_lst:=$(shell echo "CONFIG_TASK_LIST" | $(CPP) -P -Iboard/$(BOARD) -Itest \
+ -D"TASK(n, r, d)=n" -imacros $(PROJECT).tasklist)
+_tsk_cfg:=$(foreach t,$(_tsk_lst),CONFIG_TASK_$(t))
+_flag_cfg:=$(shell $(CPP) -P -dN chip/$(CHIP)/config.h | grep -o "CONFIG_.*")
+$(foreach c,$(_tsk_cfg) $(_flag_cfg),$(eval $(c)=y))
+CPPFLAGS+=$(foreach t,$(_tsk_cfg),-D$(t))
+
# Get build configuration from sub-directories
include board/$(BOARD)/build.mk
include chip/$(CHIP)/build.mk
@@ -22,12 +35,11 @@ include util/build.mk
objs_from_dir=$(foreach obj,$(2), $(out)/$(1)/$(obj))
# Get all sources to build
-all-objs=$(call objs_from_dir,chip/$(CHIP),$(chip-objs))
-all-objs+=$(call objs_from_dir,board/$(BOARD),$(board-objs))
-all-objs+=$(call objs_from_dir,common,$(common-objs))
-all-objs+=$(call objs_from_dir,test,$($(PROJECT)-objs))
+all-y=$(call objs_from_dir,chip/$(CHIP),$(chip-y))
+all-y+=$(call objs_from_dir,board/$(BOARD),$(board-y))
+all-y+=$(call objs_from_dir,common,$(common-y))
+all-y+=$(call objs_from_dir,test,$($(PROJECT)-y))
dirs=chip/$(CHIP) board/$(BOARD) common test util
includes=include $(dirs)
-include Makefile.toolchain
include Makefile.rules