diff options
author | Zhuohao Lee <zhuohao@chromium.org> | 2021-08-24 20:45:28 +0800 |
---|---|---|
committer | Commit Bot <commit-bot@chromium.org> | 2021-08-25 08:36:52 +0000 |
commit | 5837e32e2dfbbbe50e5ba51eb6464b0c2b6f4103 (patch) | |
tree | 7cd3ada307c0a4d5b6c1910567feb2f7222b8bd8 /baseboard/brask/baseboard.h | |
parent | 5edd11b4edbc37979efb9c7cc73af9b7e4fc4a01 (diff) | |
download | chrome-ec-5837e32e2dfbbbe50e5ba51eb6464b0c2b6f4103.tar.gz |
brask: modify the usbc setting
There are 3 usb typec ports in the brask. The
configuration listed below:
Port 0: TCPC NCT3808-1, TCPPC SYV682B, Burnside Bridge retimer.
Port 1: TCPC RT1716, TCPPC SYV682B, Kandou KB8002.
Port 2: TCPC NCT3808-2, TCPPC SYV682B, Burnside Bridge retimer.
In order to support the above configuration, this patch modifies:
1. use syv682v instead of using nv20p3483.
2. use rt1716 instead of using ps8815.
3. use kb800x retimer.
4. remove the fw_config because we don't need it to switch the
different DBs.
BUG=b:191637086
BRANCH=None
TEST=make BOARD=brask
Change-Id: Ie09aef9dc7cc7a532b34d86ea022127099f7735e
Signed-off-by: Zhuohao Lee <zhuohao@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3115807
Reviewed-by: caveh jalali <caveh@chromium.org>
Reviewed-by: Boris Mittelberg <bmbm@google.com>
Diffstat (limited to 'baseboard/brask/baseboard.h')
-rw-r--r-- | baseboard/brask/baseboard.h | 7 |
1 files changed, 4 insertions, 3 deletions
diff --git a/baseboard/brask/baseboard.h b/baseboard/brask/baseboard.h index e285482c61..fc581c207c 100644 --- a/baseboard/brask/baseboard.h +++ b/baseboard/brask/baseboard.h @@ -62,10 +62,11 @@ #undef CONFIG_DEDICATED_CHARGE_PORT_COUNT #define CONFIG_DEDICATED_CHARGE_PORT_COUNT 1 /* - * Don't allow the system to boot to S0 when the battery is low and unable to - * communicate on locked systems (which haven't PD negotiated) + * TODO(b/197475210): Don't allow the system to boot to S0 when + * the power is lower than CONFIG_CHARGER_MIN_POWER_MW_FOR_POWER_ON + * since there is no battery. */ -#define CONFIG_CHARGER_MIN_POWER_MW_FOR_POWER_ON 15001 +#define CONFIG_CHARGER_MIN_POWER_MW_FOR_POWER_ON 30000 /* Chipset config */ #define CONFIG_CHIPSET_ALDERLAKE_SLG4BD44540 |