diff options
author | Furquan Shaikh <furquan@google.com> | 2018-07-09 18:40:18 -0700 |
---|---|---|
committer | chrome-bot <chrome-bot@chromium.org> | 2018-07-11 12:13:02 -0700 |
commit | 8767101d9d62c75ab5375b85aeb561f379da863e (patch) | |
tree | c8bdb2f18eb20ffdafe8b142615dd607ee8cf0d1 /baseboard | |
parent | 87671e2e70503e0fccf668c733fefe35aaa999b4 (diff) | |
download | chrome-ec-8767101d9d62c75ab5375b85aeb561f379da863e.tar.gz |
baseboard/octopus: Add EC_RST_ODL as a wake source from PSL
EC_RST_ODL needs to act as a wake source from PSL hibernate so that
H1/servo can wake EC up from this mode by toggling the
signal. Since the wake signals for PSL go to PSL_IN inputs for NPCX
variants, EC_RST_ODL needs to be added to the list of
hibernate_wake_pins so that the chip code can configure the input
correctly. This wake signal is not required if chip variant is not
NPCX or PSL is not being used.
CQ-DEPEND=CL:1130934
BUG=b:109759558
BRANCH=None
TEST=Verified that wake from EC_RST_ODL works as expected on phaser.
Change-Id: If26b8a3d25797c015541a54a1fb18c1ab6d93b22
Signed-off-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://chromium-review.googlesource.com/1130853
Commit-Ready: ChromeOS CL Exonerator Bot <chromiumos-cl-exonerator@appspot.gserviceaccount.com>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Jett Rink <jettrink@chromium.org>
Diffstat (limited to 'baseboard')
-rw-r--r-- | baseboard/octopus/baseboard.c | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/baseboard/octopus/baseboard.c b/baseboard/octopus/baseboard.c index e8f1adb6b9..c7aed920a6 100644 --- a/baseboard/octopus/baseboard.c +++ b/baseboard/octopus/baseboard.c @@ -32,6 +32,13 @@ const enum gpio_signal hibernate_wake_pins[] = { GPIO_LID_OPEN, GPIO_AC_PRESENT, GPIO_POWER_BUTTON_L, +#if defined(VARIANT_OCTOPUS_EC_NPCX796FB) && defined(CONFIG_HIBERNATE_PSL) + /* + * Enable EC_RST_ODL as a wake source if using NPCX EC variant and PSL + * hibernate mode is enabled. + */ + GPIO_EC_RST_ODL, +#endif }; const int hibernate_wake_pins_used = ARRAY_SIZE(hibernate_wake_pins); |