diff options
author | Eric Yilun Lin <yllin@chromium.org> | 2021-01-06 17:37:31 +0800 |
---|---|---|
committer | Commit Bot <commit-bot@chromium.org> | 2021-01-06 10:44:17 +0000 |
commit | 29eecd3fed516bd98349ba848c4cbed191c03eb7 (patch) | |
tree | 02a39ced0c626393d4ecb1f3ccb834c6637fa07f /board/asurada/board.h | |
parent | 1e4840aef3b9a914b53e5d8300b1b598af0885c8 (diff) | |
download | chrome-ec-29eecd3fed516bd98349ba848c4cbed191c03eb7.tar.gz |
asurada: disable FRS due to syv682bx hardware fault
The issue is that, when a port sink for 5V, and triggers FRS, and
the port would fail to source and the PPC is in a weird state
and unable to recover until a hard reset.
This CL disable the feature temporarily until we have a H/W fix.
BUG=b:176876036
TEST=make BOARD=asurada
BRANCH=none
Change-Id: Ieed93c5c1fc4acfbe2f9ac135cf90ab459ae8cdd
Signed-off-by: Eric Yilun Lin <yllin@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2612241
Reviewed-by: Ting Shen <phoenixshen@chromium.org>
Commit-Queue: Ting Shen <phoenixshen@chromium.org>
Diffstat (limited to 'board/asurada/board.h')
-rw-r--r-- | board/asurada/board.h | 2 |
1 files changed, 0 insertions, 2 deletions
diff --git a/board/asurada/board.h b/board/asurada/board.h index d87e10c4b8..7901f14bf1 100644 --- a/board/asurada/board.h +++ b/board/asurada/board.h @@ -128,8 +128,6 @@ #define CONFIG_USB_PD_DP_HPD_GPIO_CUSTOM #define CONFIG_USB_PD_DUAL_ROLE #define CONFIG_USB_PD_REV30 -#define CONFIG_USB_PD_FRS_PPC -#define CONFIG_USB_PD_FRS_TCPC #define CONFIG_USB_PD_ITE_ACTIVE_PORT_COUNT 2 #define CONFIG_USB_PD_LOGGING #define CONFIG_USB_PD_PORT_MAX_COUNT 2 |