diff options
author | Eric Yilun Lin <yllin@chromium.org> | 2021-03-31 10:29:38 +0800 |
---|---|---|
committer | Commit Bot <commit-bot@chromium.org> | 2021-04-01 06:19:03 +0000 |
commit | 02fe8da69ac711c45e55a8b69d50d4ae4ae5fba8 (patch) | |
tree | ead158c7e9ec22aacc765c382267615131baf7dc /board/asurada | |
parent | 74b5f99f27d4f40a003c3e8f76151b4a9cbb158a (diff) | |
download | chrome-ec-02fe8da69ac711c45e55a8b69d50d4ae4ae5fba8.tar.gz |
asurada: support USM in S0
Enable USM to cancel the charging noise.
BUG=b:175168848
TEST=EN_5V_USM=1 in S0, =0 in S3.
BRANCH=asurada
Change-Id: I7cdfafee8b826c8cb165e3aa3d487afdf6625ff9
Signed-off-by: Eric Yilun Lin <yllin@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2793850
Reviewed-by: Ting Shen <phoenixshen@chromium.org>
Commit-Queue: Ting Shen <phoenixshen@chromium.org>
Diffstat (limited to 'board/asurada')
-rw-r--r-- | board/asurada/board.c | 14 | ||||
-rw-r--r-- | board/asurada/gpio.inc | 2 |
2 files changed, 15 insertions, 1 deletions
diff --git a/board/asurada/board.c b/board/asurada/board.c index 0807fda7bc..90ef5b3cfe 100644 --- a/board/asurada/board.c +++ b/board/asurada/board.c @@ -316,3 +316,17 @@ int board_accel_force_mode_mask(void) return 0; return BIT(LID_ACCEL); } + +static void board_suspend(void) +{ + if (board_get_version() >= 3) + gpio_set_level(GPIO_EN_5V_USM, 0); +} +DECLARE_HOOK(HOOK_CHIPSET_SUSPEND, board_suspend, HOOK_PRIO_DEFAULT); + +static void board_resume(void) +{ + if (board_get_version() >= 3) + gpio_set_level(GPIO_EN_5V_USM, 1); +} +DECLARE_HOOK(HOOK_CHIPSET_RESUME, board_resume, HOOK_PRIO_DEFAULT); diff --git a/board/asurada/gpio.inc b/board/asurada/gpio.inc index 8170faa78d..6856efe956 100644 --- a/board/asurada/gpio.inc +++ b/board/asurada/gpio.inc @@ -93,7 +93,7 @@ GPIO(EC_BATT_PRES_ODL, PIN(C, 0), GPIO_INPUT) GPIO(BC12_DET_EN, PIN(J, 5), GPIO_OUT_LOW) /* EN_USB_C0_BC12_DET */ GPIO(EN_EC_ID_ODL, PIN(H, 5), GPIO_ODR_LOW) GPIO(ENTERING_RW, PIN(C, 5), GPIO_OUT_LOW) /* EC_ENTERING_RW */ -GPIO(EC_USB_C0_MUX_RESET_L, PIN(D, 7), GPIO_OUT_HIGH) +GPIO(EN_5V_USM, PIN(D, 7), GPIO_OUT_LOW) /* I2C pins - Alternate function below configures I2C module on these pins */ GPIO(I2C_A_SCL, PIN(B, 3), GPIO_INPUT) /* I2C_CHG_BATT_SCL */ |