summaryrefslogtreecommitdiff
path: root/board/bds/board.h
diff options
context:
space:
mode:
authorRandall Spangler <rspangler@chromium.org>2012-04-23 16:30:23 -0700
committerRandall Spangler <rspangler@chromium.org>2012-04-24 09:18:41 -0700
commit507532d0811f610147cdae618117cb1666fbb56b (patch)
tree6f23122423072a751776a70f70431342292eb43c /board/bds/board.h
parente8c86b2a6845b5fa9b73a6410c0442a0f03f771d (diff)
downloadchrome-ec-507532d0811f610147cdae618117cb1666fbb56b.tar.gz
Set BOOTCFG register to test value
Needed for testing preprogramming chips Signed-off-by: Randall Spangler <rspangler@chromium.org> BUG=chrome-os-partner:8769 TEST=manual hibernate 1; should reboot rw 0x400fe1d0; should print: read word 0x400fe1d0 = 0xfffffdfe Change-Id: I95b419d7285a0bf5204f95d1f68f64dc212bb39e
Diffstat (limited to 'board/bds/board.h')
-rw-r--r--board/bds/board.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/board/bds/board.h b/board/bds/board.h
index 152b8ee182..16c5f972b6 100644
--- a/board/bds/board.h
+++ b/board/bds/board.h
@@ -132,6 +132,10 @@ enum temp_sensor_id {
#define TMP006_COUNT 1
+/* Target value for BOOTCFG. This currently toggles the polarity bit without
+ * enabling the boot loader, simply to prove we can program it. */
+#define BOOTCFG_VALUE 0xfffffdfe
+
void configure_board(void);
#endif /* __BOARD_H */