diff options
| author | Vijay Hiremath <vijay.p.hiremath@intel.com> | 2018-03-22 04:55:51 -0700 |
|---|---|---|
| committer | chrome-bot <chrome-bot@chromium.org> | 2018-03-24 07:32:29 -0700 |
| commit | 3bd4e0de5edc6f62eda8739d31816b5b29d1979b (patch) | |
| tree | d6cc7049652e5fc41b765e0708e8722e4ca7bd24 /board/bip | |
| parent | f59290878e5fcd99add71aec74baea7d1e3f0297 (diff) | |
| download | chrome-ec-3bd4e0de5edc6f62eda8739d31816b5b29d1979b.tar.gz | |
Code cleanup: Rename GPIO PCH_RCIN_L to SYS_RESET_L
Renamed GPIO PCH_RCIN_L to SYS_RESET_L so that all the Intel
chipset variants have same GPIO name for doing SOC internal reset.
BUG=b:72426192
BRANCH=none
TEST=make buildall -j
Change-Id: I931ce136743fa928dd7cf6f005c912db3b2da893
Signed-off-by: Vijay Hiremath <vijay.p.hiremath@intel.com>
Reviewed-on: https://chromium-review.googlesource.com/974241
Commit-Ready: Vijay P Hiremath <vijay.p.hiremath@intel.com>
Tested-by: Vijay P Hiremath <vijay.p.hiremath@intel.com>
Reviewed-by: Jett Rink <jettrink@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@chromium.org>
Diffstat (limited to 'board/bip')
| -rw-r--r-- | board/bip/gpio.inc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/board/bip/gpio.inc b/board/bip/gpio.inc index 5c65ed6382..b3b6e022f7 100644 --- a/board/bip/gpio.inc +++ b/board/bip/gpio.inc @@ -18,7 +18,7 @@ GPIO_INT(POWER_BUTTON_L, PIN(E, 4), GPIO_INT_BOTH, power_button_interrupt) /* ME * TODO(b/76023457): Move below 4 signals to virtual wires over eSPI */ GPIO(PCH_PLTRST_L, PIN(E, 3), GPIO_INPUT) /* PLT_RST_L: Platform Reset from SoC */ -GPIO(PCH_RCIN_L, PIN(B, 6), GPIO_ODR_HIGH) /* SYS_RST_ODL */ +GPIO(SYS_RESET_L, PIN(B, 6), GPIO_ODR_HIGH) /* SYS_RST_ODL */ GPIO(PCH_SMI_L, PIN(D, 4), GPIO_OUT_LOW) /* EC_SMI_R_ODL */ GPIO(PCH_SCI_L, PIN(D, 3), GPIO_OUT_LOW) /* EC_SCI_R_ODL */ |