summaryrefslogtreecommitdiff
path: root/board/brask/build.mk
diff options
context:
space:
mode:
authorZhuohao Lee <zhuohao@chromium.org>2021-08-24 20:45:28 +0800
committerCommit Bot <commit-bot@chromium.org>2021-08-25 08:36:52 +0000
commit5837e32e2dfbbbe50e5ba51eb6464b0c2b6f4103 (patch)
tree7cd3ada307c0a4d5b6c1910567feb2f7222b8bd8 /board/brask/build.mk
parent5edd11b4edbc37979efb9c7cc73af9b7e4fc4a01 (diff)
downloadchrome-ec-5837e32e2dfbbbe50e5ba51eb6464b0c2b6f4103.tar.gz
brask: modify the usbc setting
There are 3 usb typec ports in the brask. The configuration listed below: Port 0: TCPC NCT3808-1, TCPPC SYV682B, Burnside Bridge retimer. Port 1: TCPC RT1716, TCPPC SYV682B, Kandou KB8002. Port 2: TCPC NCT3808-2, TCPPC SYV682B, Burnside Bridge retimer. In order to support the above configuration, this patch modifies: 1. use syv682v instead of using nv20p3483. 2. use rt1716 instead of using ps8815. 3. use kb800x retimer. 4. remove the fw_config because we don't need it to switch the different DBs. BUG=b:191637086 BRANCH=None TEST=make BOARD=brask Change-Id: Ie09aef9dc7cc7a532b34d86ea022127099f7735e Signed-off-by: Zhuohao Lee <zhuohao@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3115807 Reviewed-by: caveh jalali <caveh@chromium.org> Reviewed-by: Boris Mittelberg <bmbm@google.com>
Diffstat (limited to 'board/brask/build.mk')
-rw-r--r--board/brask/build.mk1
1 files changed, 0 insertions, 1 deletions
diff --git a/board/brask/build.mk b/board/brask/build.mk
index 4bf53631b1..341f4e3659 100644
--- a/board/brask/build.mk
+++ b/board/brask/build.mk
@@ -13,7 +13,6 @@ BASEBOARD:=brask
board-y=
board-y+=board.o
-board-y+=fw_config.o
board-y+=i2c.o
board-y+=pwm.o
board-y+=sensors.o