summaryrefslogtreecommitdiff
path: root/board/chell/lfw
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2015-10-08 09:14:50 -0700
committerchrome-bot <chrome-bot@chromium.org>2015-10-12 13:15:48 -0700
commit84e27570e961aaa248da74cc98094f7f7fa2c3e5 (patch)
tree32c994efe5280c134af68c5209ad50d108544a6b /board/chell/lfw
parente337adc6e92e55a4c1591b99a8b7b393b3b40f48 (diff)
downloadchrome-ec-84e27570e961aaa248da74cc98094f7f7fa2c3e5.tar.gz
chell: Add EC/PD configuration for chell board
Add new EC board for chell proto: - no motion sensors or tablet mode - no independent volume buttons - no ALS - 2x PS8740 USB MUX - apply PMIC_LDO_EN behavior by default - leave SLP_S0 workaround in place until HW is updated - misc GPIO changes - update battery info with basic 3S config from blaze - remove custom battery charger profile The PD board is a symlink to glados as it appears to be the same. BUG=chrome-os-partner:46289 BRANCH=none TEST=make -j BOARD=chell ; make -j BOARD=chell_pd Change-Id: I1084d663b06eeb55f035b10eb776a2e30e0f7074 Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/304398 Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'board/chell/lfw')
-rw-r--r--board/chell/lfw/gpio.inc19
1 files changed, 19 insertions, 0 deletions
diff --git a/board/chell/lfw/gpio.inc b/board/chell/lfw/gpio.inc
new file mode 100644
index 0000000000..b7743916bc
--- /dev/null
+++ b/board/chell/lfw/gpio.inc
@@ -0,0 +1,19 @@
+/* -*- mode:c -*-
+ *
+ * Copyright (c) 2015 The Chromium OS Authors. All rights reserved.
+ * Use of this source code is governed by a BSD-style license that can be
+ * found in the LICENSE file.
+ *
+ * Minimal set of GPIOs needed for LFW loader
+ */
+
+/* SPI PVT chip select */
+GPIO(PVT_CS0, PIN(146), GPIO_ODR_HIGH)
+
+/* Alternate functions GPIO definition */
+/* UART */
+ALTERNATE(PIN_MASK(16, 0x24), 1, MODULE_UART, 0)
+/* SPI pins */
+ALTERNATE(PIN_MASK(5, 0x10), 1, MODULE_SPI, 0)
+ALTERNATE(PIN_MASK(16, 0x10), 1, MODULE_SPI, 0)
+ALTERNATE(PIN_MASK(15, 0x08), 1, MODULE_SPI, 0)