summaryrefslogtreecommitdiff
path: root/board/it8xxx2_pdevb
diff options
context:
space:
mode:
authorRuibin Chang <ruibin.chang@ite.com.tw>2020-03-31 18:34:21 +0800
committerCommit Bot <commit-bot@chromium.org>2020-04-07 07:12:29 +0000
commit5e61cf5d90823c422004e96b120a0660919da91b (patch)
tree9a01443e05422a4794cb0476190fc21b88ae4382 /board/it8xxx2_pdevb
parent20b5fdd6fc75cae0784adc44b844cf74063b34ba (diff)
downloadchrome-ec-5e61cf5d90823c422004e96b120a0660919da91b.tar.gz
it83xx/gpio: disable unused cc port module
To prevent cc pins leakage and cc pins can be used as gpio. We will check if the chip supported tcpc physical port count is more than board active ITE port count. If yes, we will disable unused cc port module. BUG=none BRANCH=none TEST=1) on board it8xxx2_pdevb with chip it81202, check the pd port connection with adapter and dongle when hibernate and resume. adapter: connect dongle: disconnect then re-connect 2) on board it83xx_evb with chip it8320, set cc pins as gpio, check output level when hibernate and resume. Change-Id: I13511741b2e066dd87277db9f71f2b4a9323ad6d Signed-off-by: Ruibin Chang <ruibin.chang@ite.com.tw> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/1994693 Tested-by: Ruibin Chang <Ruibin.Chang@ite.com.tw> Commit-Queue: Ruibin Chang <Ruibin.Chang@ite.com.tw> Reviewed-by: Jett Rink <jettrink@chromium.org>
Diffstat (limited to 'board/it8xxx2_pdevb')
-rw-r--r--board/it8xxx2_pdevb/board.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/board/it8xxx2_pdevb/board.h b/board/it8xxx2_pdevb/board.h
index 3131151980..075d830254 100644
--- a/board/it8xxx2_pdevb/board.h
+++ b/board/it8xxx2_pdevb/board.h
@@ -36,6 +36,7 @@
#define CONFIG_USB_PD_CUSTOM_PDO
#define CONFIG_USB_PD_DUAL_ROLE
#define CONFIG_USB_PD_PORT_MAX_COUNT 3
+#define CONFIG_USB_PD_ITE_ACTIVE_PORT_COUNT 3
#define CONFIG_USB_PD_TCPMV1
#define CONFIG_USB_PD_TCPM_ITE_ON_CHIP
#define CONFIG_USB_PD_TRY_SRC