summaryrefslogtreecommitdiff
path: root/board/kukui_scp
diff options
context:
space:
mode:
authorYilun Lin <yllin@google.com>2019-04-11 11:53:19 +0800
committerchrome-bot <chrome-bot@chromium.org>2019-04-13 01:31:44 -0700
commit596aa967d6adfffb054a176d1891478cbbd26483 (patch)
treec47302ea01a1b193273c6967dfad562c4ed0962d /board/kukui_scp
parent3bf824742a20e1f31d180c3f97e26380d064dd48 (diff)
downloadchrome-ec-596aa967d6adfffb054a176d1891478cbbd26483.tar.gz
mt_scp: Move ROM_BASE to 0x0.
Removes stepping_stone regions, and move ROM_BASE from 0x800 to 0x0. stepping_stone region is to smooth SCP's bringing up stage for being compatible with both original and new implementation. Now that we have done the kernel side driver implementation, we can earn more SRAM space by removing the stepping_stone. TEST=run SCP on kukui, and see it boots. BRANCH=None BUG=b:120825336 Change-Id: I253904592fa0187f627b2eaa3f5d12a17db9960f Signed-off-by: Yilun Lin <yllin@google.com> Reviewed-on: https://chromium-review.googlesource.com/1563871 Commit-Ready: ChromeOS CL Exonerator Bot <chromiumos-cl-exonerator@appspot.gserviceaccount.com> Tested-by: Yilun Lin <yllin@chromium.org> Reviewed-by: Nicolas Boichat <drinkcat@chromium.org>
Diffstat (limited to 'board/kukui_scp')
-rw-r--r--board/kukui_scp/board.h5
1 files changed, 1 insertions, 4 deletions
diff --git a/board/kukui_scp/board.h b/board/kukui_scp/board.h
index 85dbd49c66..ccde774faa 100644
--- a/board/kukui_scp/board.h
+++ b/board/kukui_scp/board.h
@@ -18,9 +18,6 @@
/*
* RW only, no flash
* +-------------------- 0x0
- * | ptr to stack_top 0x0
- * | ptr to reset func 0x04
- * +-------------------- 0x00800
* | ROM vectortable, .text, .rodata, .data LMA
* +-------------------- 0x10000
* | RAM .bss, .data
@@ -33,7 +30,7 @@
* +-------------------- 0x80000
*/
#define ICACHE_BASE 0x7C000
-#define CONFIG_ROM_BASE 0x00800
+#define CONFIG_ROM_BASE 0x0
#define CONFIG_RAM_BASE 0x10000
#define CONFIG_ROM_SIZE (CONFIG_RAM_BASE - CONFIG_ROM_BASE)
#define CONFIG_RAM_SIZE (CONFIG_IPC_SHARED_OBJ_ADDR - CONFIG_RAM_BASE)