summaryrefslogtreecommitdiff
path: root/board/quiche
diff options
context:
space:
mode:
authorUdaya Kiran Ammu <udaykiran@google.com>2020-04-28 10:56:39 -0700
committerCommit Bot <commit-bot@chromium.org>2020-09-08 21:29:49 +0000
commitf7b2e0507c486143f955650cf9bada30ced09cd3 (patch)
treef71e04457d220fe8e3b7880d92971663cf92515f /board/quiche
parent76dd2239f73e81b005c07c4c44955c32fce40bc3 (diff)
downloadchrome-ec-f7b2e0507c486143f955650cf9bada30ced09cd3.tar.gz
Quiche: Adding skeleton GPIO table
This CL adds GPIOs required to build and alt-func for EC console. Nothing else is included. BUG=b:155137749 BRANCH=None TEST=make BOARD=quiche and verify that image builds successfully. Signed-off-by: Udaya Kiran Ammu <udaykiran@google.com> Change-Id: Ic4fda8b21a4710bc5c27610177b5938f71631e3d Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2171041 Tested-by: Scott Collyer <scollyer@chromium.org> Reviewed-by: Daisuke Nojiri <dnojiri@chromium.org> Commit-Queue: Scott Collyer <scollyer@chromium.org>
Diffstat (limited to 'board/quiche')
-rw-r--r--board/quiche/gpio.inc27
1 files changed, 7 insertions, 20 deletions
diff --git a/board/quiche/gpio.inc b/board/quiche/gpio.inc
index ab65d71374..885bd2c03b 100644
--- a/board/quiche/gpio.inc
+++ b/board/quiche/gpio.inc
@@ -8,26 +8,13 @@
/* Declare symbolic names for all the GPIOs that we care about.
* Note: Those with interrupt handlers must be declared first. */
-/* Wake Source interrupts */
-/* TODO(b/148624000): Change this pin assignment once schematics are final */
-GPIO_INT(EC_WP_L, PIN(A, 1), GPIO_INT_BOTH, switch_interrupt)
+/* Write protect */
-/* Power sequencing interrupts */
+GPIO(EC_FLASH_WP_ODL, PIN(A, 3), GPIO_ODR_HIGH)
+GPIO(EC_WP_L, PIN(E, 11), GPIO_INT_BOTH)
-/* Sensor Interrupts */
-
-/* USB-C interrupts */
-
-/* HDMI interrupts */
-
-/* Volume button interrupts */
-
-/* AP Signals */
-
-/* USB and USBC Signals */
-
-/* Misc Signals */
-UNIMPLEMENTED(EC_ENTERING_RW)
-
-/* UART */
+/* Unimplemented signals since we are not an EC */
+UNIMPLEMENTED(ENTERING_RW)
+/* USART3_TX/RX GPIOC 10-11*/
+ALTERNATE(PIN_MASK(C, 0x0C00), 7, MODULE_UART, GPIO_PULL_UP)