summaryrefslogtreecommitdiff
path: root/board/voema/gpio.inc
diff options
context:
space:
mode:
authorDavid Huang <david.huang@quanta.corp-partner.google.com>2020-11-20 14:32:12 +0800
committerCommit Bot <commit-bot@chromium.org>2020-11-30 09:51:55 +0000
commit0c2af622c929ace9b0d0814d475007ab60c791eb (patch)
tree840ff0983d732d39e7ea7a877d0c7f2a275403ae /board/voema/gpio.inc
parent73b5043df48f5071131cd0424f9e6d992e89f4f5 (diff)
downloadchrome-ec-0c2af622c929ace9b0d0814d475007ab60c791eb.tar.gz
voema: Typec port remove unused config and reconfig tcpc/ppc config.
Remove unused configuration and gpio pin and reconfig tcpc/ppc config for voema typec port. BUG=b:169356808 BRANCH=master TEST=Check C0/C1 port workable. Signed-off-by: David Huang <david.huang@quanta.corp-partner.google.com> Change-Id: I0ff2322b1cf19e24f66745c1509b811eeff69161 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2550118 Reviewed-by: Keith Short <keithshort@chromium.org>
Diffstat (limited to 'board/voema/gpio.inc')
-rw-r--r--board/voema/gpio.inc6
1 files changed, 3 insertions, 3 deletions
diff --git a/board/voema/gpio.inc b/board/voema/gpio.inc
index bd3d874383..7577e81f28 100644
--- a/board/voema/gpio.inc
+++ b/board/voema/gpio.inc
@@ -109,6 +109,7 @@ GPIO(EC_KB_BL_EN, PIN(8, 6), GPIO_OUT_LOW)
GPIO(UNUSED_GPIO72, PIN(7, 2), GPIO_INPUT | GPIO_PULL_UP)
GPIO(UNUSED_GPIO41, PIN(4, 1), GPIO_INPUT | GPIO_PULL_UP)
GPIO(UNUSED_GPIOF2, PIN(F, 2), GPIO_INPUT | GPIO_PULL_UP)
+GPIO(UNUSED_GPIOF3, PIN(F, 3), GPIO_INPUT | GPIO_PULL_UP)
GPIO(UNUSED_GPIO96, PIN(9, 6), GPIO_INPUT | GPIO_PULL_UP)
GPIO(UNUSED_GPIO34, PIN(3, 4), GPIO_INPUT | GPIO_PULL_UP)
GPIO(UNUSED_GPIO57, PIN(5, 7), GPIO_INPUT | GPIO_PULL_UP)
@@ -116,6 +117,8 @@ GPIO(UNUSED_GPIOC2, PIN(C, 2), GPIO_INPUT | GPIO_PULL_UP)
GPIO(UNUSED_GPIO61, PIN(6, 1), GPIO_INPUT | GPIO_PULL_UP)
GPIO(UNUSED_GPIOB7, PIN(B, 7), GPIO_INPUT | GPIO_PULL_UP)
GPIO(UNUSED_GPIO40, PIN(4, 0), GPIO_INPUT | GPIO_PULL_UP)
+GPIO(UNUSED_GPIOD1, PIN(D, 1), GPIO_INPUT | GPIO_PULL_UP)
+GPIO(UNUSED_GPIOD0, PIN(D, 0), GPIO_INPUT | GPIO_PULL_UP)
/*
* eDP backlight - both PCH and EC have enable pins that must be high
@@ -131,8 +134,6 @@ GPIO(EC_I2C1_USB_C0_SCL, PIN(9, 0), GPIO_INPUT)
GPIO(EC_I2C1_USB_C0_SDA, PIN(8, 7), GPIO_INPUT)
GPIO(EC_I2C2_USB_C1_SCL, PIN(9, 2), GPIO_INPUT)
GPIO(EC_I2C2_USB_C1_SDA, PIN(9, 1), GPIO_INPUT)
-GPIO(EC_I2C3_USB_1_MIX_SCL, PIN(D, 1), GPIO_INPUT)
-GPIO(EC_I2C3_USB_1_MIX_SDA, PIN(D, 0), GPIO_INPUT)
GPIO(EC_I2C5_BATTERY_SCL, PIN(3, 3), GPIO_INPUT)
GPIO(EC_I2C5_BATTERY_SDA, PIN(3, 6), GPIO_INPUT)
GPIO(EC_I2C7_EEPROM_PWR_SCL_R, PIN(B, 3), GPIO_INPUT)
@@ -149,7 +150,6 @@ GPIO(LED_2_L, PIN(C, 3), GPIO_OUT_HIGH) /* Amber */
ALTERNATE(PIN_MASK(B, BIT(5) | BIT(4)), 0, MODULE_I2C, (GPIO_INPUT | GPIO_SEL_1P8V)) /* I2C0 */
ALTERNATE(PIN_MASK(9, BIT(0) | BIT(2) | BIT(1)), 0, MODULE_I2C, 0) /* I2C1 SCL / I2C2 */
ALTERNATE(PIN_MASK(8, BIT(7)), 0, MODULE_I2C, 0) /* I2C1 SDA */
-ALTERNATE(PIN_MASK(D, BIT(1) | BIT(0)), 0, MODULE_I2C, 0) /* I2C3 */
ALTERNATE(PIN_MASK(3, BIT(3) | BIT(6)), 0, MODULE_I2C, 0) /* I2C5 */
ALTERNATE(PIN_MASK(B, BIT(3) | BIT(2)), 0, MODULE_I2C, 0) /* I2C7 */