summaryrefslogtreecommitdiff
path: root/board/voxel/board.h
diff options
context:
space:
mode:
authorBen Chen <ben.chen2@quanta.corp-partner.google.com>2020-07-31 17:02:10 +0800
committerCommit Bot <commit-bot@chromium.org>2020-08-03 03:36:48 +0000
commit4b02aea986e0548cec28d0c9d129a60d7e16e4c3 (patch)
tree08cbc26b00bce1c5b9a8a18d25a9d35355afd22c /board/voxel/board.h
parent824ac7503cabe3eec0f1f1f268620cefcc0e85a8 (diff)
downloadchrome-ec-4b02aea986e0548cec28d0c9d129a60d7e16e4c3.tar.gz
voxel: modify C1 port BB retimer i2c address
change i2c4 address to 0x41 of C1 port bb retimer address. BUG=b:162376062 BRANCH=none TEST=make buildall PASS Change-Id: I7a0ee44fb4e5df7222708b28e11d63fdde700334 Signed-off-by: Ben Chen <ben.chen2@quanta.corp-partner.google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2332102 Reviewed-by: Keith Short <keithshort@chromium.org>
Diffstat (limited to 'board/voxel/board.h')
-rw-r--r--board/voxel/board.h5
1 files changed, 3 insertions, 2 deletions
diff --git a/board/voxel/board.h b/board/voxel/board.h
index 919340d45e..ddd761384c 100644
--- a/board/voxel/board.h
+++ b/board/voxel/board.h
@@ -74,6 +74,9 @@
/* Enabling USB4 mode */
#define CONFIG_USB_PD_USB4
+#define USBC_PORT_C0_BB_RETIMER_I2C_ADDR 0x40
+#undef USBC_PORT_C1_BB_RETIMER_I2C_ADDR
+#define USBC_PORT_C1_BB_RETIMER_I2C_ADDR 0x41
/* USB Type A Features */
#define USB_PORT_COUNT 1
@@ -135,8 +138,6 @@
#define I2C_ADDR_EEPROM_FLAGS 0x50
#define CONFIG_I2C_MASTER
-#define USBC_PORT_C0_BB_RETIMER_I2C_ADDR 0x40
-
#ifndef __ASSEMBLER__
#include "gpio_signal.h"