diff options
| author | Caveh Jalali <caveh@chromium.org> | 2021-07-29 17:12:46 -0700 |
|---|---|---|
| committer | Commit Bot <commit-bot@chromium.org> | 2021-08-02 18:23:58 +0000 |
| commit | a7a96fc737e40f110bee0a33299c982cdebc7014 (patch) | |
| tree | 5848c7931999dec7c8f1905a46358c848fc58a27 /chip/it83xx/flash.c | |
| parent | 32d6417df9b3c8c8dab1cc64a6989c0e444d67db (diff) | |
| download | chrome-ec-a7a96fc737e40f110bee0a33299c982cdebc7014.tar.gz | |
COIL: chip/it83xx: Rename SPI IRQ config
This renames the ITE chip specific SPI IRQ config from
IT83XX_IRQ_SPI_SLAVE to IT83XX_IRQ_SPI_PERIPHERAL.
BRANCH=none
BUG=b:181607131
TEST=compare_build.sh matches
Change-Id: Ib7a7674e6cf4f0bf81ee47b5f60225f77236f578
Signed-off-by: Caveh Jalali <caveh@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3061913
Commit-Queue: Harry Cutts <hcutts@chromium.org>
Reviewed-by: Harry Cutts <hcutts@chromium.org>
Diffstat (limited to 'chip/it83xx/flash.c')
| -rw-r--r-- | chip/it83xx/flash.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/chip/it83xx/flash.c b/chip/it83xx/flash.c index 46a833afdb..ed02aa882f 100644 --- a/chip/it83xx/flash.c +++ b/chip/it83xx/flash.c @@ -511,12 +511,12 @@ int FLASH_DMA_CODE crec_flash_physical_erase(int offset, int size) * EC still need to handle AP's EC_CMD_GET_COMMS_STATUS command * during erasing. */ -#ifdef IT83XX_IRQ_SPI_SLAVE +#ifdef IT83XX_IRQ_SPI_PERIPHERAL if (IS_ENABLED(CONFIG_SPI) && IS_ENABLED(HAS_TASK_HOSTCMD) && IS_ENABLED(CONFIG_HOST_COMMAND_STATUS)) { if (IT83XX_SPI_RX_VLISR & IT83XX_SPI_RVLI) - task_trigger_irq(IT83XX_IRQ_SPI_SLAVE); + task_trigger_irq(IT83XX_IRQ_SPI_PERIPHERAL); } #endif } |