summaryrefslogtreecommitdiff
path: root/chip/it83xx/flash.c
diff options
context:
space:
mode:
authorDino Li <Dino.Li@ite.com.tw>2020-03-19 15:49:27 +0800
committerCommit Bot <commit-bot@chromium.org>2020-03-24 15:57:04 +0000
commit0252cc3de4092702043b367ace18dfc97f3327aa (patch)
treedbf5105a2d01f54aa7f74688d5c87e0457870b4e /chip/it83xx/flash.c
parentced7886d72de35f761d4e4e731aaae9efba98b90 (diff)
downloadchrome-ec-0252cc3de4092702043b367ace18dfc97f3327aa.tar.gz
it83xx/flash: exclude immu tag workaround if chip's core is riscv
This issue is present on chip with N8 core only. So we don't need to apply the workaround for chip with RISCV core to save time of writing and erasing. BUG=none BRANCH=none TEST=use console "flasherase" and "flashwrite" commands to erase/write these two 4KB blocks(0x7e000 ~ 0x7ffff) on both IT8320 and IT81202, no error message occurred. Signed-off-by: Dino Li <Dino.Li@ite.com.tw> Change-Id: I9aeb7e32048dafb2fa54bf1a137ecafb5a854b91 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2109438 Reviewed-by: Jett Rink <jettrink@chromium.org>
Diffstat (limited to 'chip/it83xx/flash.c')
-rw-r--r--chip/it83xx/flash.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/chip/it83xx/flash.c b/chip/it83xx/flash.c
index 42fee49053..fe1dae7592 100644
--- a/chip/it83xx/flash.c
+++ b/chip/it83xx/flash.c
@@ -53,7 +53,7 @@
/* immu cache size is 8K bytes. */
#define IMMU_SIZE 0x2000
-#if CONFIG_FLASH_SIZE == 0x80000
+#if (CONFIG_FLASH_SIZE == 0x80000) && defined(CHIP_CORE_NDS32)
/* Apply workaround of the issue (b:111808417) */
#define IMMU_CACHE_TAG_INVALID
#endif