diff options
author | Randall Spangler <rspangler@chromium.org> | 2012-03-08 12:22:33 -0800 |
---|---|---|
committer | Randall Spangler <rspangler@chromium.org> | 2012-03-12 17:59:18 -0700 |
commit | 186deea4c4388d0d019ae12b849ae1341dffe9fc (patch) | |
tree | bbe02d2572d1f16ba274927863ee3935d1c5563b /chip/lm4/registers.h | |
parent | b3798eaacd407b4a7a33c099d9461b9acbafc79d (diff) | |
download | chrome-ec-186deea4c4388d0d019ae12b849ae1341dffe9fc.tar.gz |
Use precision internal osciallator for UART and ADC
This simplifies upcoming transitions to/from sleep (with PLL shutdown).
Signed-off-by: Randall Spangler <rspangler@chromium.org>
BUG=none
TEST=manual - make sure 'adc' command and uarts still work
Change-Id: I070ca2d96ba4fef6fef6519896e7e9a181866efc
Diffstat (limited to 'chip/lm4/registers.h')
-rw-r--r-- | chip/lm4/registers.h | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/chip/lm4/registers.h b/chip/lm4/registers.h index 05e6db3ad7..7d725cf181 100644 --- a/chip/lm4/registers.h +++ b/chip/lm4/registers.h @@ -31,11 +31,12 @@ static inline int lm4_uart_addr(int ch, int offset) #define LM4_UART_IM(ch) LM4UARTREG(ch, 0x038) #define LM4_UART_ICR(ch) LM4UARTREG(ch, 0x044) #define LM4_UART_DMACTL(ch) LM4UARTREG(ch, 0x048) +#define LM4_UART_CC(ch) LM4UARTREG(ch, 0xfc8) #define LM4_ADC_ADCACTSS LM4REG(0x40038000) #define LM4_ADC_ADCRIS LM4REG(0x40038004) #define LM4_ADC_ADCIM LM4REG(0x40038008) -#define LM4_ADC_ADCISC LM4REG(0x4003800C) +#define LM4_ADC_ADCISC LM4REG(0x4003800c) #define LM4_ADC_ADCOSTAT LM4REG(0x40038010) #define LM4_ADC_ADCEMUX LM4REG(0x40038014) #define LM4_ADC_ADCUSTAT LM4REG(0x40038018) @@ -44,6 +45,7 @@ static inline int lm4_uart_addr(int ch, int offset) #define LM4_ADC_ADCPSSI LM4REG(0x40038028) #define LM4_ADC_ADCSAC LM4REG(0x40038030) #define LM4_ADC_ADCCTL LM4REG(0x40038038) +#define LM4_ADC_ADCCC LM4REG(0x40038fc8) #define LM4_ADC_SS0_BASE 0x40038040 #define LM4_ADC_SS1_BASE 0x40038060 #define LM4_ADC_SS2_BASE 0x40038080 @@ -68,7 +70,7 @@ static inline int lm4_adc_addr(int ss, int offset) #define LM4_LPC_LPCIM LM4REG(0x40080100) #define LM4_LPC_LPCRIS LM4REG(0x40080104) #define LM4_LPC_LPCMIS LM4REG(0x40080108) -#define LM4_LPC_LPCIC LM4REG(0x4008010C) +#define LM4_LPC_LPCIC LM4REG(0x4008010c) #define LM4_LPC_INT_MASK(ch, bits) ((bits) << (4 * (ch))) #define LM4_LPC_LPCDMACX LM4REG(0x40080120) #define LM4_LPC_CH0_BASE 0x40080010 |