diff options
author | Tom Hughes <tomhughes@chromium.org> | 2021-03-04 11:23:20 -0800 |
---|---|---|
committer | Commit Bot <commit-bot@chromium.org> | 2021-03-16 17:17:06 +0000 |
commit | 4b600b1b7609ce301fa4d57a15f7dedd874eba2c (patch) | |
tree | 59e504b087d263ae2cf02764ac43f3b940160b7a /chip/stm32/registers-stm32l4.h | |
parent | 16aaf46a09b0b0f8b140ea639fe280c222d7b84c (diff) | |
download | chrome-ec-4b600b1b7609ce301fa4d57a15f7dedd874eba2c.tar.gz |
chip/stm32: Remove duplicate macros
Re-defining a macro is an error in C++.
BRANCH=none
BUG=b:144959033
TEST=make buildall
TEST=./util/compare_build.sh --boards all --ref1 HEAD --ref2 HEAD^
Signed-off-by: Tom Hughes <tomhughes@chromium.org>
Change-Id: If8329bc9e79e153961c8ddfb4ddb1c01cdb9b112
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2740562
Reviewed-by: Craig Hesling <hesling@chromium.org>
Diffstat (limited to 'chip/stm32/registers-stm32l4.h')
-rw-r--r-- | chip/stm32/registers-stm32l4.h | 21 |
1 files changed, 0 insertions, 21 deletions
diff --git a/chip/stm32/registers-stm32l4.h b/chip/stm32/registers-stm32l4.h index 9fd6302f49..d8bbf2f60d 100644 --- a/chip/stm32/registers-stm32l4.h +++ b/chip/stm32/registers-stm32l4.h @@ -831,27 +831,6 @@ typedef volatile struct stm32_dma_regs stm32_dma_regs_t; #define STM32_CRC_CR_REV_IN_WORD (3 << 5) #define STM32_CRC_CR_REV_OUT BIT(7) -/* --- PMSE --- */ -#define STM32_PMSE_ARCR REG32(STM32_PMSE_BASE + 0x0) -#define STM32_PMSE_ACCR REG32(STM32_PMSE_BASE + 0x4) -#define STM32_PMSE_CR REG32(STM32_PMSE_BASE + 0x8) -#define STM32_PMSE_CRTDR REG32(STM32_PMSE_BASE + 0x14) -#define STM32_PMSE_IER REG32(STM32_PMSE_BASE + 0x18) -#define STM32_PMSE_SR REG32(STM32_PMSE_BASE + 0x1c) -#define STM32_PMSE_IFCR REG32(STM32_PMSE_BASE + 0x20) -#define STM32_PMSE_PxPMR(x) REG32(STM32_PMSE_BASE + 0x2c + (x) * 4) -#define STM32_PMSE_PAPMR REG32(STM32_PMSE_BASE + 0x2c) -#define STM32_PMSE_PBPMR REG32(STM32_PMSE_BASE + 0x30) -#define STM32_PMSE_PCPMR REG32(STM32_PMSE_BASE + 0x34) -#define STM32_PMSE_PDPMR REG32(STM32_PMSE_BASE + 0x38) -#define STM32_PMSE_PEPMR REG32(STM32_PMSE_BASE + 0x3c) -#define STM32_PMSE_PFPMR REG32(STM32_PMSE_BASE + 0x40) -#define STM32_PMSE_PGPMR REG32(STM32_PMSE_BASE + 0x44) -#define STM32_PMSE_PHPMR REG32(STM32_PMSE_BASE + 0x48) -#define STM32_PMSE_PIPMR REG32(STM32_PMSE_BASE + 0x4c) -#define STM32_PMSE_MRCR REG32(STM32_PMSE_BASE + 0x100) -#define STM32_PMSE_MCCR REG32(STM32_PMSE_BASE + 0x104) - /* --- USB --- */ #define STM32_USB_EP(n) REG16(STM32_USB_FS_BASE + (n) * 4) |