summaryrefslogtreecommitdiff
path: root/include/chipset.h
diff options
context:
space:
mode:
authorJett Rink <jettrink@chromium.org>2018-04-03 10:49:22 -0700
committerchrome-bot <chrome-bot@chromium.org>2018-04-03 18:47:09 -0700
commit228dc8d1193d2b4c26f60a9da779803bd41fe172 (patch)
treeeecc8f848bb6f05d07eb8f25e6dee35626d500e3 /include/chipset.h
parent44c81deec45960c4e3f7f6b11999c28419f6c2ef (diff)
downloadchrome-ec-228dc8d1193d2b4c26f60a9da779803bd41fe172.tar.gz
tcpci: remove vbus level caching
On yorp, the PS8751 TCPC resets its event mask when it goes into low power mode which turns off the VBUS detection event mask. Since the first interrupts after lower power mode should contain the vbus changed interrupt we miss it. We have tried many different permutations of resetting the event mask on reset without achieving 100% detection success. The PPC Vbus detection code calls out to the PPC over i2c every time vbus level is checked; applying that strategy for TPCPs make the detection much more robust. BRANCH=none BUG=b:77458917 TEST=yorp detect vbus on insertion every time with PS8751 Change-Id: I15b5f2ee016f68bac9e4bf4d5d89bbaef323f131 Signed-off-by: Jett Rink <jettrink@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/993394 Reviewed-by: Scott Collyer <scollyer@chromium.org>
Diffstat (limited to 'include/chipset.h')
0 files changed, 0 insertions, 0 deletions