summaryrefslogtreecommitdiff
path: root/include/config.h
diff options
context:
space:
mode:
authorPatryk Duda <pdk@semihalf.com>2021-08-23 14:21:08 +0200
committerCommit Bot <commit-bot@chromium.org>2021-09-16 12:20:17 +0000
commit0bb062c8cd7c201571da60edd828c007dcbc436c (patch)
tree376ab04d4b3e9e2c583b177afa7e444efa1f1914 /include/config.h
parente34fd7e9738560fe353d3dc69376cf0c84cc6469 (diff)
downloadchrome-ec-0bb062c8cd7c201571da60edd828c007dcbc436c.tar.gz
cortex-m/panic: Introduce CONFIG_PANIC_STRIP_GPR option
If set, this option will prevent saving General Purpose Registers during panic. When software panic occurs, R4 and R5 will be saved, because they contain additional information about panic. This should be enabled on boards which are processing sensitive data and panic could cause the leak. BUG=b:193408648 BRANCH=none TEST=Trigger panic using 'crash' command. After reboot use 'panicinfo' to check what was saved. When CPU exception occurred registers R0-R12 should be set to 0. In case of software panic, R4 and R5 can contain panic reason and additional information. Signed-off-by: Patryk Duda <pdk@semihalf.com> Change-Id: I06f9c4bb07f936f0822f70a05e19c8d99c68abfb Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3114645 Commit-Queue: Marcin Wojtas <mwojtas@google.com> Reviewed-by: Craig Hesling <hesling@chromium.org> Reviewed-by: Tom Hughes <tomhughes@chromium.org>
Diffstat (limited to 'include/config.h')
-rw-r--r--include/config.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/config.h b/include/config.h
index e555b8a78e..f74c9f82c9 100644
--- a/include/config.h
+++ b/include/config.h
@@ -1501,6 +1501,9 @@
*/
#undef CONFIG_CHIP_PANIC_BACKUP
+/* Don't save General Purpose Registers during panic */
+#undef CONFIG_PANIC_STRIP_GPR
+
/*
* Provide the default GPIO abstraction layer.
* You want this unless you are doing a really tiny firmware.