summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorMary Ruthven <mruthven@chromium.org>2021-11-19 09:34:02 -0600
committerCommit Bot <commit-bot@chromium.org>2021-11-19 21:33:05 +0000
commit6d5efa406b96158e8f519064f5e377f60147cdc3 (patch)
tree3101f02d1f11ab1e7557a4534085bb813c68a924 /include
parentfabb25e9ebaa3f44adcd6e369c24e54021a9299b (diff)
downloadchrome-ec-6d5efa406b96158e8f519064f5e377f60147cdc3.tar.gz
coil: replace non-inclusive terms with "placeholder"
BUG=b:173227629 TEST=make buildall -j Change-Id: I2b203dfe45416aa3b632f6f788d14264b08f44e0 Signed-off-by: Mary Ruthven <mruthven@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3293252 Reviewed-by: Vadim Sukhomlinov <sukhomlinov@chromium.org>
Diffstat (limited to 'include')
-rw-r--r--include/clock.h2
-rw-r--r--include/config.h2
-rw-r--r--include/gpio.wrap6
-rw-r--r--include/gpio_list.h2
-rw-r--r--include/spi.h4
5 files changed, 8 insertions, 8 deletions
diff --git a/include/clock.h b/include/clock.h
index 4b7cbd764f..d722796087 100644
--- a/include/clock.h
+++ b/include/clock.h
@@ -63,7 +63,7 @@ enum bus_type {
/**
* Wait for a number of peripheral bus clock cycles.
*
- * Dummy read on peripherals for delay.
+ * Placeholder read on peripherals for delay.
*
* @param bus Which bus clock cycle to use.
* @param cycles Number of cycles to wait.
diff --git a/include/config.h b/include/config.h
index 35ecb4dfae..288a3e480d 100644
--- a/include/config.h
+++ b/include/config.h
@@ -943,7 +943,7 @@
#undef CONFIG_CHIPSET_COMETLAKE_DISCRETE /* Intel Cometlake (x86),
* discrete EC control
*/
-#undef CONFIG_CHIPSET_ECDRIVEN /* Dummy power module */
+#undef CONFIG_CHIPSET_ECDRIVEN /* Placeholder power module */
#undef CONFIG_CHIPSET_GEMINILAKE /* Intel Geminilake (x86) */
#undef CONFIG_CHIPSET_ICELAKE /* Intel Icelake (x86) */
#undef CONFIG_CHIPSET_MT817X /* MediaTek MT817x */
diff --git a/include/gpio.wrap b/include/gpio.wrap
index 37f5dadf43..614c7b4417 100644
--- a/include/gpio.wrap
+++ b/include/gpio.wrap
@@ -80,9 +80,9 @@
* function/name then it should specify that that GPIO is not implemented using
* the UNIMPLEMENTED macro below in the board gpio.inc file. This macro creates
* an entry in the gpio_signal enum and the gpio_list array that is initialized
- * to use the DUMMY_GPIO_BANK and a bitmask of zero. The chip GPIO layer is
- * implemented such that writes to and reads from DUMMY_GPIO_BANK with a bitmask
- * of zero are harmless.
+ * to use the PLACEHOLDER_GPIO_BANK and a bitmask of zero. The chip GPIO layer
+ * is implemented such that writes to and reads from PLACEHOLDER_GPIO_BANK with
+ * a bitmask of zero are harmless.
*
* This allows common code that expects these GPIOs to exist to compile and have
* some reduced functionality.
diff --git a/include/gpio_list.h b/include/gpio_list.h
index 70d7bfc4b2..1245e42fa2 100644
--- a/include/gpio_list.h
+++ b/include/gpio_list.h
@@ -13,7 +13,7 @@
#define GPIO(name, pin, flags) {#name, GPIO_##pin, flags},
#endif
-#define UNIMPLEMENTED(name) {#name, DUMMY_GPIO_BANK, 0, GPIO_DEFAULT},
+#define UNIMPLEMENTED(name) {#name, PLACEHOLDER_GPIO_BANK, 0, GPIO_DEFAULT},
#define GPIO_INT(name, pin, flags, signal) GPIO(name, pin, flags)
/* GPIO signal list. */
diff --git a/include/spi.h b/include/spi.h
index b06f266d0c..a9bfc013ee 100644
--- a/include/spi.h
+++ b/include/spi.h
@@ -69,8 +69,8 @@ int spi_enable(int port, int enable);
/* Issue a SPI transaction. Assumes SPI port has already been enabled.
*
* Transmits <txlen> bytes from <txdata>, throwing away the corresponding
- * received data, then transmits <rxlen> dummy bytes, saving the received data
- * in <rxdata>.
+ * received data, then transmits <rxlen> placeholder bytes, saving the received
+ * data in <rxdata>.
* If SPI_READBACK_ALL is set in <rxlen>, the received data during transmission
* is recorded in rxdata buffer and it assumes that the real <rxlen> is equal
* to <txlen>.