summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorVincent Palatin <vpalatin@chromium.org>2017-02-14 11:49:16 +0100
committerchrome-bot <chrome-bot@chromium.org>2017-02-17 01:47:29 -0800
commit7a9b35ac708d587089102d4973868c4d69988ff7 (patch)
tree9f0e76fcaba8c99729e02d47993823a09de181d5 /include
parentad401765141ef75cdee7845082294dfa75f75697 (diff)
downloadchrome-ec-7a9b35ac708d587089102d4973868c4d69988ff7.tar.gz
Add eve_fp board
Eve FP MCU is using the STM32L442 microcontroller. Signed-off-by: Vincent Palatin <vpalatin@chromium.org> BRANCH=none BUG=chrome-os-partner:62893 TEST=make BOARD=eve_fp run it on Nucleo-L432KC (STM32L432KC is mostly the same MCU without AES) Change-Id: I18dc57e9bf262c36283f8c835a2d4320bc5ee837 Reviewed-on: https://chromium-review.googlesource.com/442467 Commit-Ready: Vincent Palatin <vpalatin@chromium.org> Tested-by: Vincent Palatin <vpalatin@chromium.org> Reviewed-by: Daisuke Nojiri <dnojiri@chromium.org>
Diffstat (limited to 'include')
-rw-r--r--include/config.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/config.h b/include/config.h
index 8550865556..3b2e6f3906 100644
--- a/include/config.h
+++ b/include/config.h
@@ -1848,6 +1848,9 @@
/* SPI flash part supports SR2 register */
#undef CONFIG_SPI_FLASH_HAS_SR2
+/* Define the SPI port to use to access the fingerprint sensor */
+#undef CONFIG_SPI_FP_PORT
+
/* Support JEDEC SFDP based Serial NOR flash */
#undef CONFIG_SPI_NOR