summaryrefslogtreecommitdiff
path: root/util
diff options
context:
space:
mode:
authorSameer Nanda <snanda@chromium.org>2012-10-09 15:56:16 -0700
committerGerrit <chrome-bot@google.com>2012-10-10 15:59:04 -0700
commit3af7bc4335d7f6e8e16306603c54cf4fc2f502e3 (patch)
treeac61c2fc1611168edaf5270fbb95f2aea2dd3d9f /util
parentf874e2a1cab4921e16387f8c53e673d2949cbec0 (diff)
downloadchrome-ec-3af7bc4335d7f6e8e16306603c54cf4fc2f502e3.tar.gz
temp_metrics: remove prochot and TCC modifications
External prochot input was disabled due to board issues. Re-enable it since those board issues are now fixed. Remove modification of TCC offset. Changes to TCC offset from this script are ineffective since they need to happen before the BIOS sets the BIOS_RESET_CPL bit way early in the initialization sequence. BUG=chrome-os-partner:9193 TEST=from shell run "rdmsr 0 0x1fc" and check that bit 0 is set to 1. BRANCH=link Change-Id: Ida2a090539d7e074794e13a90f251babb6c4ade9 Signed-off-by: Sameer Nanda <snanda@chromium.org> Reviewed-on: https://gerrit.chromium.org/gerrit/35067 Reviewed-by: Vincent Palatin <vpalatin@chromium.org> Reviewed-by: Todd Broch <tbroch@chromium.org>
Diffstat (limited to 'util')
-rw-r--r--util/temp_metrics.conf14
1 files changed, 0 insertions, 14 deletions
diff --git a/util/temp_metrics.conf b/util/temp_metrics.conf
index fc35e08ef5..303716ee79 100644
--- a/util/temp_metrics.conf
+++ b/util/temp_metrics.conf
@@ -134,14 +134,6 @@ script
wrmsr 0 0x610 $pwr_limit
}
- disable_external_prochot() {
- wrmsr 0 0x1fc 0x000000000004005e
- }
-
- disable_tcc_offset() {
- wrmsr 0 0x1a2 0
- }
-
log_message() {
logger -t temp_metrics "$*"
}
@@ -287,12 +279,6 @@ script
ectool pwmsetfanrpm $rpm
}
- # External prochot misfires occasionally. Disable it.
- disable_external_prochot
-
- # Set TCC offset to 0.
- disable_tcc_offset
-
# Get list of sensors to monitor.
sensor_list=$(get_sensor_list)