summaryrefslogtreecommitdiff
path: root/zephyr/dts/bindings/gpio
diff options
context:
space:
mode:
authorJack Rosenthal <jrosenth@chromium.org>2021-09-17 16:02:42 -0600
committerCommit Bot <commit-bot@chromium.org>2021-09-17 23:51:26 +0000
commitef1a31ced60aba0e1b54c8ae2c28e6c3fdd6f4c1 (patch)
tree51e9026515fcffd4c9fee4030df2f90c078ff180 /zephyr/dts/bindings/gpio
parentbcf687bce6f31a10e60e831c3f5133a3e5332401 (diff)
downloadchrome-ec-ef1a31ced60aba0e1b54c8ae2c28e6c3fdd6f4c1.tar.gz
zephyr: guybrush: Bringup power sequencing
Bringup power sequencing for AMD and enable for guybrush. Note that at the moment we had to copy-paste the power signals and related funcitons, the code was a bit too far from shimming without extensive editing. We can try and merge together later. BUG=b:195137794 BRANCH=none TEST=power sequence to S0, nothing useful on ap console (yet!) Signed-off-by: Jack Rosenthal <jrosenth@chromium.org> Change-Id: I9a577e24d80fe0ff992af4b847e14695b82f871d Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3169568 Reviewed-by: Diana Z <dzigterman@chromium.org>
Diffstat (limited to 'zephyr/dts/bindings/gpio')
-rw-r--r--zephyr/dts/bindings/gpio/gpio-enum-name.yaml10
1 files changed, 10 insertions, 0 deletions
diff --git a/zephyr/dts/bindings/gpio/gpio-enum-name.yaml b/zephyr/dts/bindings/gpio/gpio-enum-name.yaml
index aa4a01dd3d..b7fc3809ac 100644
--- a/zephyr/dts/bindings/gpio/gpio-enum-name.yaml
+++ b/zephyr/dts/bindings/gpio/gpio-enum-name.yaml
@@ -56,9 +56,11 @@ properties:
- GPIO_EC_INT_L
- GPIO_EC_PCH_SYS_PWROK
- GPIO_EC_PCH_WAKE_ODL
+ - GPIO_EC_PCORE_INT_ODL
- GPIO_EC_PMIC_EN_ODL
- GPIO_EC_PMIC_WATCHDOG_L
- GPIO_EC_PROCHOT_IN_L
+ - GPIO_EC_PWR_BTN_ODL
- GPIO_EC_RST_ODL
- GPIO_EC_WP_L
- GPIO_EC_X_GPIO1
@@ -75,6 +77,9 @@ properties:
- GPIO_EN_PP5000_USB_A0_VBUS
- GPIO_EN_PP5000_USBA
- GPIO_EN_PPVAR_VCCIN
+ - GPIO_EN_PWR_A
+ - GPIO_EN_PWR_PCORE_S0_R
+ - GPIO_EN_PWR_S0_R
- GPIO_EN_SLP_Z
- GPIO_EN_USB_A_5V
- GPIO_ENABLE_BACKLIGHT
@@ -100,11 +105,14 @@ properties:
- GPIO_PCH_SLP_S0_L
- GPIO_PCH_SLP_S3_L
- GPIO_PCH_SLP_S4_L
+ - GPIO_PCH_SLP_S5_L
- GPIO_PCH_SLP_SUS_L
- GPIO_PCH_SYS_PWROK
- GPIO_PG_EC_ALL_SYS_PWRGD
- GPIO_PG_EC_DSW_PWROK
- GPIO_PG_EC_RSMRST_ODL
+ - GPIO_PG_GROUPC_S0_OD
+ - GPIO_PG_LPDDR4X_S3_OD
- GPIO_PG_MT6360_ODL
- GPIO_PG_MT6315_GPU_ODL
- GPIO_PG_MT6315_PROC_ODL
@@ -119,6 +127,8 @@ properties:
- GPIO_PS_HOLD
- GPIO_QSIP_ON
- GPIO_RSMRST_L_PGOOD
+ - GPIO_S0_PGOOD
+ - GPIO_S5_PGOOD
- GPIO_SET_VMC_VOLT_AT_1V8
- GPIO_SKU_ID0
- GPIO_SKU_ID1