diff options
author | Caveh Jalali <caveh@chromium.org> | 2023-03-14 01:48:00 -0700 |
---|---|---|
committer | Chromeos LUCI <chromeos-scoped@luci-project-accounts.iam.gserviceaccount.com> | 2023-03-20 12:40:27 +0000 |
commit | 3a8317af3c8fc2279ecd98b17413d47fbc9409fb (patch) | |
tree | a99b63585ead69c25b32311e05fda60c84857e9a /zephyr/program/rex/rex.dtsi | |
parent | 7a935e90ccc5e25732d740a683c4f68a0de70e26 (diff) | |
download | chrome-ec-3a8317af3c8fc2279ecd98b17413d47fbc9409fb.tar.gz |
rex: Fix EC_WP_L GPIO polarity
The auto-generated generated.dtsi got the EC_WP_L pin polarity
wrong. Add an override to fix the polarity.
BRANCH=none
BUG=b:260815079
TEST=FAFT firmware_ECCbiEeprom passes (with next patch)
Change-Id: I866669d534495d815db70bea95728d8358f9f555
Signed-off-by: Caveh Jalali <caveh@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/4334208
Reviewed-by: Fabio Baltieri <fabiobaltieri@google.com>
Reviewed-by: Madhu 🌱 <mparuchuri@google.com>
Commit-Queue: Fabio Baltieri <fabiobaltieri@google.com>
Diffstat (limited to 'zephyr/program/rex/rex.dtsi')
-rw-r--r-- | zephyr/program/rex/rex.dtsi | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/zephyr/program/rex/rex.dtsi b/zephyr/program/rex/rex.dtsi index c72307693e..735f62d6d2 100644 --- a/zephyr/program/rex/rex.dtsi +++ b/zephyr/program/rex/rex.dtsi @@ -66,6 +66,9 @@ gpio_usb_c1_rt_rst_r_odl: usb_c1_rt_rst_r_odl { gpios = <&gpio7 4 (GPIO_ODR_HIGH | GPIO_ACTIVE_LOW)>; }; + ec_wp_l { + gpios = <&gpioa 1 (GPIO_INPUT | GPIO_ACTIVE_LOW)>; + }; }; usba-port-enable-list { |