summaryrefslogtreecommitdiff
path: root/zephyr/projects/intelrvp/mtlrvp/mtlrvpp_npcx
diff options
context:
space:
mode:
authorSam Hurst <shurst@google.com>2022-05-04 16:41:43 -0700
committerChromeos LUCI <chromeos-scoped@luci-project-accounts.iam.gserviceaccount.com>2022-06-14 02:48:55 +0000
commitdcdefeb2a5ffe903948da6611f9554b220b1db91 (patch)
tree3630a2bd20a4e59b25918ffb79fec037e26312c0 /zephyr/projects/intelrvp/mtlrvp/mtlrvpp_npcx
parentf13a4a3b2b2f3eadfaf943f7c430925a2eab4c07 (diff)
downloadchrome-ec-dcdefeb2a5ffe903948da6611f9554b220b1db91.tar.gz
zephyr: npcx9: Create platform specific keyboard DTS files
For npcx9 chips, move common keyboard DTS configuration into platform specific keyboard DTS files. BUG=b:229717952 BRANCH=none TEST=zmake testall On herobrine: Plug Non-PD 5V@2A charger into Port0 and Port1 and execute: chgsup port=0, type=3, cur=1500mA, vtg=5000mV, lsm=1 port=1, type=3, cur=1500mA, vtg=5000mV, lsm=1 Signed-off-by: Sam Hurst <shurst@google.com> Change-Id: I8ed884f32ea912d603a578a6443c13185b6e82e3 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3628669 Reviewed-by: Eric Yilun Lin <yllin@google.com>
Diffstat (limited to 'zephyr/projects/intelrvp/mtlrvp/mtlrvpp_npcx')
-rw-r--r--zephyr/projects/intelrvp/mtlrvp/mtlrvpp_npcx/keyboard.dts59
1 files changed, 59 insertions, 0 deletions
diff --git a/zephyr/projects/intelrvp/mtlrvp/mtlrvpp_npcx/keyboard.dts b/zephyr/projects/intelrvp/mtlrvp/mtlrvpp_npcx/keyboard.dts
new file mode 100644
index 0000000000..e735234128
--- /dev/null
+++ b/zephyr/projects/intelrvp/mtlrvp/mtlrvpp_npcx/keyboard.dts
@@ -0,0 +1,59 @@
+/* Copyright 2022 The Chromium OS Authors. All rights reserved.
+ * Use of this source code is governed by a BSD-style license that can be
+ * found in the LICENSE file.
+ */
+
+/ {
+ cros-keyscan {
+ compatible = "cros-keyscan";
+
+ output-settle = <35>;
+ debounce-down = <5000>;
+ debounce-up = <40000>;
+ poll-timeout = <100000>;
+
+ actual-key-mask = <
+ 0x14 /* C0 */
+ 0xff /* C1 */
+ 0xff /* C2 */
+ 0xff /* C3 */
+ 0xff /* C4 */
+ 0xf5 /* C5 */
+ 0xff /* C6 */
+ 0xa4 /* C7 */
+ 0xff /* C8 */
+ 0xfe /* C9 */
+ 0x55 /* C10 */
+ 0xfa /* C11 */
+ 0xca /* C12 */
+ >;
+ };
+};
+
+&cros_kb_raw {
+ status = "okay";
+ /* No KSO2 (it's inverted and implemented by GPIO) */
+ pinctrl-0 = <
+ &ksi0_gp31
+ &ksi1_gp30
+ &ksi2_gp27
+ &ksi3_gp26
+ &ksi4_gp25
+ &ksi5_gp24
+ &ksi6_gp23
+ &ksi7_gp22
+ &kso00_gp21
+ &kso01_gp20
+ &kso03_gp16
+ &kso04_gp15
+ &kso05_gp14
+ &kso06_gp13
+ &kso07_gp12
+ &kso08_gp11
+ &kso09_gp10
+ &kso10_gp07
+ &kso11_gp06
+ &kso12_gp05
+ >;
+ pinctrl-names = "default";
+};