summaryrefslogtreecommitdiff
path: root/zephyr/projects/npcx_evb/npcx7/gpio.dts
diff options
context:
space:
mode:
authorWealian Liao <whliao@nuvoton.corp-partner.google.com>2021-07-06 17:52:16 +0800
committerCommit Bot <commit-bot@chromium.org>2021-07-29 16:53:01 +0000
commit5e07ac82ecf51aff07a8def8a4bae1330c426b22 (patch)
tree58eb76f1407c91b28f37ec9949383b72282ec59b /zephyr/projects/npcx_evb/npcx7/gpio.dts
parent128ffb9526c7275f158d588243d03a4f4e2ac0af (diff)
downloadchrome-ec-5e07ac82ecf51aff07a8def8a4bae1330c426b22.tar.gz
zephyr: npcx_evb: Enable I2C
This CL enables I2C for npcx7/9_evb. Currently, zephyr-OS ec doesn't use the GPIO for i2c unwedge functionality. Remove the GPIO setting for i2c in gpio.dts. BUG=none BRANCH=none TEST=Get sensor value by `i2c` shell command ``` uart:~$ i2c scan I2C_2_PORT_0 0 1 2 3 4 5 6 7 8 9 a b c d e f 00: -- -- -- -- -- -- -- -- -- -- -- -- 10: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 20: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 40: -- -- -- -- -- -- -- -- 48 -- -- -- -- -- -- -- 50: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 60: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 70: -- -- -- -- -- -- -- -- 1 devices found on I2C_2_PORT_0 uart:~$ i2c read I2C_2_PORT_0 0x48 0x00 2 00000000: 1f 80 ``` Signed-off-by: Wealian Liao <whliao@nuvoton.corp-partner.google.com> Change-Id: If5029c41b7ba5400ee1492b408f7ab6975218c5b Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3060348 Reviewed-by: Yuval Peress <peress@chromium.org> Commit-Queue: Yuval Peress <peress@chromium.org>
Diffstat (limited to 'zephyr/projects/npcx_evb/npcx7/gpio.dts')
-rw-r--r--zephyr/projects/npcx_evb/npcx7/gpio.dts40
1 files changed, 0 insertions, 40 deletions
diff --git a/zephyr/projects/npcx_evb/npcx7/gpio.dts b/zephyr/projects/npcx_evb/npcx7/gpio.dts
index 3f10215613..15f2c28a5d 100644
--- a/zephyr/projects/npcx_evb/npcx7/gpio.dts
+++ b/zephyr/projects/npcx_evb/npcx7/gpio.dts
@@ -48,46 +48,6 @@
gpios = <&gpioa 5 GPIO_OUT_HIGH>;
label = "SPI_CS_L";
};
- i2c0_scl0 {
- gpios = <&gpiob 5 GPIO_ODR_HIGH>;
- label = "I2C0_SCL0";
- };
- i2c0_sda0 {
- gpios = <&gpiob 4 GPIO_ODR_HIGH>;
- label = "I2C0_SDA0";
- };
- i2c1_scl0 {
- gpios = <&gpio9 0 GPIO_ODR_HIGH>;
- label = "I2C1_SCL0";
- };
- i2c1_sda0 {
- gpios = <&gpio8 7 GPIO_ODR_HIGH>;
- label = "I2C1_SDA0";
- };
- i2c2_scl0 {
- gpios = <&gpio9 2 GPIO_ODR_HIGH>;
- label = "I2C2_SCL0";
- };
- i2c2_sda0 {
- gpios = <&gpio9 1 GPIO_ODR_HIGH>;
- label = "I2C2_SDA0";
- };
- i2c3_scl0 {
- gpios = <&gpiod 1 GPIO_ODR_HIGH>;
- label = "I2C3_SCL0";
- };
- i2c3_sda0 {
- gpios = <&gpiod 0 GPIO_ODR_HIGH>;
- label = "I2C3_SDA0";
- };
- i2c7_sda0 {
- gpios = <&gpiob 2 GPIO_ODR_HIGH>;
- label = "I2C7_SDA0";
- };
- i2c7_scl0 {
- gpios = <&gpiob 3 GPIO_ODR_HIGH>;
- label = "I2C7_SCL0";
- };
board_version1 {
gpios = <&gpio6 4 GPIO_INPUT>;
enum-name = "GPIO_BOARD_VERSION1";