diff options
| author | Wealian Liao <whliao@nuvoton.corp-partner.google.com> | 2021-04-26 18:01:09 +0800 |
|---|---|---|
| committer | Commit Bot <commit-bot@chromium.org> | 2021-04-27 15:31:01 +0000 |
| commit | 92fcaf7cc7dcf69a2518dfb235a335932a0572a3 (patch) | |
| tree | 4b01c00967b95632e9c6fa68dacdb3b0f6fb2c80 /zephyr/projects/volteer | |
| parent | 450fcadcb0e43d739b0de4d05528fee9d394388e (diff) | |
| download | chrome-ec-92fcaf7cc7dcf69a2518dfb235a335932a0572a3.tar.gz | |
zephyr: volteer: Change PWM clock source format
NPCX providers new PWM source clock select format:
clock-bus = "NPCX_CLOCK_BUS_LFCLK";
Change to use new source clock select format.
BUG=b:186003989
BRANCH=none
TEST=Check all pwm select to correct source clock by 'rw'.
Cq-Depend: chromium:2852736
Signed-off-by: Wealian Liao <whliao@nuvoton.corp-partner.google.com>
Change-Id: Ic8d40941452d65386061646a9002a44f9b472ef4
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2852366
Reviewed-by: Keith Short <keithshort@chromium.org>
Commit-Queue: Keith Short <keithshort@chromium.org>
Diffstat (limited to 'zephyr/projects/volteer')
| -rw-r--r-- | zephyr/projects/volteer/volteer/pwm.dts | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/zephyr/projects/volteer/volteer/pwm.dts b/zephyr/projects/volteer/volteer/pwm.dts index 517ce00948..f8a24840cd 100644 --- a/zephyr/projects/volteer/volteer/pwm.dts +++ b/zephyr/projects/volteer/volteer/pwm.dts @@ -43,19 +43,19 @@ /* Green LED */ &pwm0 { status = "okay"; - clocks = <&pcc NPCX_CLOCK_BUS_LFCLK NPCX_PWDWN_CTL2 0>; + clock-bus = "NPCX_CLOCK_BUS_LFCLK"; }; /* Red LED */ &pwm1 { status = "okay"; - clocks = <&pcc NPCX_CLOCK_BUS_LFCLK NPCX_PWDWN_CTL2 1>; + clock-bus = "NPCX_CLOCK_BUS_LFCLK"; }; /* Blue LED */ &pwm2 { status = "okay"; - clocks = <&pcc NPCX_CLOCK_BUS_LFCLK NPCX_PWDWN_CTL2 2>; + clock-bus = "NPCX_CLOCK_BUS_LFCLK"; }; /* Keyboard backlight */ @@ -72,5 +72,5 @@ /* Side selection LED */ &pwm7 { status = "okay"; - clocks = <&pcc NPCX_CLOCK_BUS_LFCLK NPCX_PWDWN_CTL2 7>; + clock-bus = "NPCX_CLOCK_BUS_LFCLK"; }; |