summaryrefslogtreecommitdiff
path: root/board/cherry_scp/board.h
diff options
context:
space:
mode:
Diffstat (limited to 'board/cherry_scp/board.h')
-rw-r--r--board/cherry_scp/board.h33
1 files changed, 33 insertions, 0 deletions
diff --git a/board/cherry_scp/board.h b/board/cherry_scp/board.h
new file mode 100644
index 0000000000..16d9bdf063
--- /dev/null
+++ b/board/cherry_scp/board.h
@@ -0,0 +1,33 @@
+/* Copyright 2021 The Chromium OS Authors. All rights reserved.
+ * Use of this source code is governed by a BSD-style license that can be
+ * found in the LICENSE file.
+ */
+
+/* Cherry SCP configuration */
+
+#ifndef __CROS_EC_BOARD_H
+#define __CROS_EC_BOARD_H
+
+#include "baseboard.h"
+
+/*
+ * RW only, no flash
+ * +-------------------- 0x0
+ * | ROM vectortable, .text, .rodata, .data LMA
+ * +-------------------- 0x58000
+ * | RAM .bss, .data
+ * +-------------------- 0x0ffc00
+ * | Reserved (padding for 1k-alignment)
+ * +-------------------- 0x0ffdb0
+ * | IPI shared buffer with AP (288 + 8) * 2
+ * +-------------------- 0x100000
+ */
+#define CONFIG_ROM_BASE 0x0
+#define CONFIG_RAM_BASE 0x58000
+#define CONFIG_ROM_SIZE (CONFIG_RAM_BASE - CONFIG_ROM_BASE)
+#define CONFIG_RAM_SIZE ((CONFIG_IPC_SHARED_OBJ_ADDR & (~(0x400 - 1))) - \
+ CONFIG_RAM_BASE)
+
+#define SCP_FW_END 0x100000
+
+#endif /* __CROS_EC_BOARD_H */