summaryrefslogtreecommitdiff
path: root/chip/lm4/clock.c
diff options
context:
space:
mode:
Diffstat (limited to 'chip/lm4/clock.c')
-rw-r--r--chip/lm4/clock.c4
1 files changed, 0 insertions, 4 deletions
diff --git a/chip/lm4/clock.c b/chip/lm4/clock.c
index c0a5558cdb..02f955776e 100644
--- a/chip/lm4/clock.c
+++ b/chip/lm4/clock.c
@@ -27,7 +27,6 @@ static int freq;
*/
static void disable_pll(void)
{
-#ifdef BOARD_link /* FIXME: crosbug.com/p/19366 */
/* Switch to 16MHz internal oscillator and power down the PLL */
LM4_SYSTEM_RCC = LM4_SYSTEM_RCC_SYSDIV(0) |
LM4_SYSTEM_RCC_BYPASS |
@@ -35,7 +34,6 @@ static void disable_pll(void)
LM4_SYSTEM_RCC_OSCSRC(1) |
LM4_SYSTEM_RCC_MOSCDIS;
LM4_SYSTEM_RCC2 &= ~LM4_SYSTEM_RCC2_USERCC2;
-#endif
freq = INTERNAL_CLOCK;
}
@@ -48,7 +46,6 @@ static void enable_pll(void)
/* Disable the PLL so we can reconfigure it */
disable_pll();
-#ifdef BOARD_link /* FIXME: crosbug.com/p/19366 */
/*
* Enable the PLL (PWRDN is no longer set) and set divider. PLL is
* still bypassed, since it hasn't locked yet.
@@ -66,7 +63,6 @@ static void enable_pll(void)
/* Remove bypass on PLL */
LM4_SYSTEM_RCC &= ~LM4_SYSTEM_RCC_BYPASS;
-#endif
freq = PLL_CLOCK;
}