summaryrefslogtreecommitdiff
path: root/driver/retimer
diff options
context:
space:
mode:
Diffstat (limited to 'driver/retimer')
-rw-r--r--driver/retimer/ps8811.h75
1 files changed, 74 insertions, 1 deletions
diff --git a/driver/retimer/ps8811.h b/driver/retimer/ps8811.h
index cc341585e4..a0ab50e5d7 100644
--- a/driver/retimer/ps8811.h
+++ b/driver/retimer/ps8811.h
@@ -30,6 +30,58 @@
*/
#define PS8811_REG_PAGE1 0x01
+#define PS8811_REG1_USB_AEQ_LEVEL 0x01
+#define PS8811_AEQ_PIN_LEVEL_UP_CONFIG_MASK GENMASK(3, 0)
+#define PS8811_AEQ_PIN_LEVEL_UP_SHIFT 0
+#define PS8811_AEQ_PIN_LEVEL_UP_9DB 0x00
+#define PS8811_AEQ_PIN_LEVEL_UP_10P5DB 0x01
+#define PS8811_AEQ_PIN_LEVEL_UP_12DB 0x02
+#define PS8811_AEQ_PIN_LEVEL_UP_13DB 0x03
+#define PS8811_AEQ_PIN_LEVEL_UP_16DB 0x04
+#define PS8811_AEQ_PIN_LEVEL_UP_17DB 0x05
+#define PS8811_AEQ_PIN_LEVEL_UP_18DB 0x06
+#define PS8811_AEQ_PIN_LEVEL_UP_19DB 0x07
+#define PS8811_AEQ_PIN_LEVEL_UP_20DB 0x08
+#define PS8811_AEQ_PIN_LEVEL_UP_21DB 0x09
+#define PS8811_AEQ_PIN_LEVEL_UP_23DB 0x0A
+#define PS8811_AEQ_I2C_LEVEL_UP_CONFIG_MASK GENMASK(7, 4)
+#define PS8811_AEQ_I2C_LEVEL_UP_SHIFT 4
+#define PS8811_AEQ_I2C_LEVEL_UP_9DB 0x00
+#define PS8811_AEQ_I2C_LEVEL_UP_10P5DB 0x01
+#define PS8811_AEQ_I2C_LEVEL_UP_12DB 0x02
+#define PS8811_AEQ_I2C_LEVEL_UP_13DB 0x03
+#define PS8811_AEQ_I2C_LEVEL_UP_16DB 0x04
+#define PS8811_AEQ_I2C_LEVEL_UP_17DB 0x05
+#define PS8811_AEQ_I2C_LEVEL_UP_18DB 0x06
+#define PS8811_AEQ_I2C_LEVEL_UP_19DB 0x07
+#define PS8811_AEQ_I2C_LEVEL_UP_20DB 0x08
+#define PS8811_AEQ_I2C_LEVEL_UP_21DB 0x09
+#define PS8811_AEQ_I2C_LEVEL_UP_23DB 0x0A
+
+#define PS8811_REG1_USB_ADE_CONFIG 0x02
+#define PS8811_AEQ_CONFIG_REG_ENABLE BIT(0)
+#define PS8811_AEQ_ADAPTIVE_REG_ENABLE BIT(1)
+#define PS8811_ADE_PIN_MID_LEVEL_CONFIG_MASK GENMASK(7, 5)
+#define PS8811_ADE_PIN_MID_LEVEL_SHIFT 5
+#define PS8811_ADE_PIN_MID_LEVEL_0P5DB 0x00
+#define PS8811_ADE_PIN_MID_LEVEL_1P5DB 0x01
+#define PS8811_ADE_PIN_MID_LEVEL_2DB 0x02
+#define PS8811_ADE_PIN_MID_LEVEL_3DB 0x03
+#define PS8811_ADE_PIN_MID_LEVEL_3P5DB 0x04
+#define PS8811_ADE_PIN_MID_LEVEL_4P5DB 0x05
+#define PS8811_ADE_PIN_MID_LEVEL_6DB 0x06
+#define PS8811_ADE_PIN_MID_LEVEL_7P5DB 0x07
+#define PS8811_ADE_PIN_LOW_LEVEL_CONFIG_MASK GENMASK(4, 2)
+#define PS8811_ADE_PIN_LOW_LEVEL_SHIFT 2
+#define PS8811_ADE_PIN_LOW_LEVEL_0P5DB 0x00
+#define PS8811_ADE_PIN_LOW_LEVEL_1P5DB 0x01
+#define PS8811_ADE_PIN_LOW_LEVEL_2DB 0x02
+#define PS8811_ADE_PIN_LOW_LEVEL_3DB 0x03
+#define PS8811_ADE_PIN_LOW_LEVEL_3P5DB 0x04
+#define PS8811_ADE_PIN_LOW_LEVEL_4P5DB 0x05
+#define PS8811_ADE_PIN_LOW_LEVEL_6DB 0x06
+#define PS8811_ADE_PIN_LOW_LEVEL_7P5DB 0x07
+
#define PS8811_REG1_USB_BEQ_LEVEL 0x05
#define PS8811_BEQ_PIN_LEVEL_UP_CONFIG_MASK GENMASK(3, 0)
#define PS8811_BEQ_PIN_LEVEL_UP_SHIFT 0
@@ -58,8 +110,29 @@
#define PS8811_BEQ_I2C_LEVEL_UP_21DB 0x09
#define PS8811_BEQ_I2C_LEVEL_UP_23DB 0x0A
-#define PS8811_REG1_USB_BEQ_CONFIG 0x06
+#define PS8811_REG1_USB_BDE_CONFIG 0x06
#define PS8811_BEQ_CONFIG_REG_ENABLE BIT(0)
+#define PS8811_BEQ_ADAPTIVE_REG_ENABLE BIT(1)
+#define PS8811_BDE_PIN_MID_LEVEL_CONFIG_MASK GENMASK(7, 5)
+#define PS8811_BDE_PIN_MID_LEVEL_SHIFT 5
+#define PS8811_BDE_PIN_MID_LEVEL_0P5DB 0x00
+#define PS8811_BDE_PIN_MID_LEVEL_1P5DB 0x01
+#define PS8811_BDE_PIN_MID_LEVEL_2DB 0x02
+#define PS8811_BDE_PIN_MID_LEVEL_3DB 0x03
+#define PS8811_BDE_PIN_MID_LEVEL_3P5DB 0x04
+#define PS8811_BDE_PIN_MID_LEVEL_4P5DB 0x05
+#define PS8811_BDE_PIN_MID_LEVEL_6DB 0x06
+#define PS8811_BDE_PIN_MID_LEVEL_7P5DB 0x07
+#define PS8811_BDE_PIN_LOW_LEVEL_CONFIG_MASK GENMASK(4, 2)
+#define PS8811_BDE_PIN_LOW_LEVEL_SHIFT 2
+#define PS8811_BDE_PIN_LOW_LEVEL_0P5DB 0x00
+#define PS8811_BDE_PIN_LOW_LEVEL_1P5DB 0x01
+#define PS8811_BDE_PIN_LOW_LEVEL_2DB 0x02
+#define PS8811_BDE_PIN_LOW_LEVEL_3DB 0x03
+#define PS8811_BDE_PIN_LOW_LEVEL_3P5DB 0x04
+#define PS8811_BDE_PIN_LOW_LEVEL_4P5DB 0x05
+#define PS8811_BDE_PIN_LOW_LEVEL_6DB 0x06
+#define PS8811_BDE_PIN_LOW_LEVEL_7P5DB 0x07
#define PS8811_REG1_USB_CHAN_A_SWING 0x66
#define PS8811_CHAN_A_SWING_MASK GENMASK(6, 4)