summaryrefslogtreecommitdiff
path: root/zephyr/app/ec/chip/arm/microchip_xec/Kconfig.xec_mec172x
diff options
context:
space:
mode:
Diffstat (limited to 'zephyr/app/ec/chip/arm/microchip_xec/Kconfig.xec_mec172x')
-rw-r--r--zephyr/app/ec/chip/arm/microchip_xec/Kconfig.xec_mec172x15
1 files changed, 9 insertions, 6 deletions
diff --git a/zephyr/app/ec/chip/arm/microchip_xec/Kconfig.xec_mec172x b/zephyr/app/ec/chip/arm/microchip_xec/Kconfig.xec_mec172x
index 998116c243..9e37b6a534 100644
--- a/zephyr/app/ec/chip/arm/microchip_xec/Kconfig.xec_mec172x
+++ b/zephyr/app/ec/chip/arm/microchip_xec/Kconfig.xec_mec172x
@@ -20,16 +20,18 @@ if SOC_SERIES_MEC172X
config CROS_EC_PROGRAM_MEMORY_BASE
default 0xc0000
+# Data SRAM base
config CROS_EC_RAM_BASE
- default 0xc0000
+ default 0x118000
-# Data size: 64K - 2K, top 1KB is persistent
+# Total data SRAM size
config CROS_EC_DATA_RAM_SIZE
- default 0x00F800
+ default 0x010000
-# Code + Data: Top 1KB is peristent
+# Top 2KB reserved for PUF leaving 62KB
+# 61KB for data + 1KB persistent across chip reset.
config CROS_EC_RAM_SIZE
- default 0x067800
+ default 0x00f800
config FLASH_SIZE
default 512
@@ -37,8 +39,9 @@ config FLASH_SIZE
config CROS_EC_RO_MEM_OFF
default 0x0
+# was 0x40000
config CROS_EC_RO_SIZE
- default 0x40000
+ default 0x3F000
# RW firmware in program memory - Identical to RO, only one image loaded at a
# time.