summaryrefslogtreecommitdiff
path: root/zephyr
diff options
context:
space:
mode:
Diffstat (limited to 'zephyr')
-rw-r--r--zephyr/app/ec/chip/riscv/riscv-ite/Kconfig.it8xxx212
-rw-r--r--zephyr/include/cros/ite/it8xxx2.dtsi8
-rw-r--r--zephyr/shim/include/config_chip.h4
3 files changed, 12 insertions, 12 deletions
diff --git a/zephyr/app/ec/chip/riscv/riscv-ite/Kconfig.it8xxx2 b/zephyr/app/ec/chip/riscv/riscv-ite/Kconfig.it8xxx2
index dab9e6b8b2..809b9a6401 100644
--- a/zephyr/app/ec/chip/riscv/riscv-ite/Kconfig.it8xxx2
+++ b/zephyr/app/ec/chip/riscv/riscv-ite/Kconfig.it8xxx2
@@ -20,20 +20,20 @@ config CROS_EC_DATA_RAM_SIZE
config CROS_EC_RAM_SIZE
default 0x0000e000
-# The 512KB flash space layout are as the below:
-# - RO image starts at the beginning of flash.
-# - RW image starts at the second half of flash.
+# The 768KB flash space layout are as the below:
+# - RO image starts at the first 384k of flash.
+# - RW image starts at the second 384k of flash.
config CROS_EC_RO_MEM_OFF
default 0x0
config CROS_EC_RO_SIZE
- default 0x40000
+ default 0x60000
config CROS_EC_RW_MEM_OFF
- default 0x40000
+ default 0x60000
config CROS_EC_RW_SIZE
- default 0x40000
+ default 0x60000
config FLASH_LOAD_OFFSET
default CROS_EC_RW_MEM_OFF if CROS_EC_RW
diff --git a/zephyr/include/cros/ite/it8xxx2.dtsi b/zephyr/include/cros/ite/it8xxx2.dtsi
index c4108ebc82..38224b9fd4 100644
--- a/zephyr/include/cros/ite/it8xxx2.dtsi
+++ b/zephyr/include/cros/ite/it8xxx2.dtsi
@@ -90,15 +90,15 @@
};
};
- /* it8xxx2 has 1MB of flash. currently, we use 512KB from flash. */
+ /* it8xxx2 has 1MB of flash. currently, we use 768KB from flash. */
binman {
wp-ro {
offset = <0x0>;
- size = <0x40000>;
+ size = <0x60000>;
};
ec-rw {
- offset = <0x40000>;
- size = <0x40000>;
+ offset = <0x60000>;
+ size = <0x60000>;
};
};
};
diff --git a/zephyr/shim/include/config_chip.h b/zephyr/shim/include/config_chip.h
index 4366229a61..70926344c8 100644
--- a/zephyr/shim/include/config_chip.h
+++ b/zephyr/shim/include/config_chip.h
@@ -537,10 +537,10 @@
#ifdef CONFIG_PLATFORM_EC_FLASH_SIZE_BYTES
/*
* Flash size of IT81202 is 1MB.
- * We use only half space of flash to save time of erasing RW image from flash.
+ * We use only 3/4 space of flash to save time of erasing RW image from flash.
*/
#ifdef CONFIG_SOC_IT8XXX2
-#define CONFIG_FLASH_SIZE_BYTES (CONFIG_PLATFORM_EC_FLASH_SIZE_BYTES / 2)
+#define CONFIG_FLASH_SIZE_BYTES (CONFIG_PLATFORM_EC_FLASH_SIZE_BYTES * 3 / 4)
#else
#define CONFIG_FLASH_SIZE_BYTES CONFIG_PLATFORM_EC_FLASH_SIZE_BYTES
#endif