summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeFilesLines
* Chronicler: Update battery pre-charge currentstabilize-14094.B-mainYu-An Chen2021-07-161-1/+1
| | | | | | | | | | | | | Update battery pre-charge current to meet battery spec change BUG=b:190685811 BRANCH=volteer TEST=make BOARD=chronicler Signed-off-by: Yu-An Chen <yu-an.chen@quanta.corp-partner.google.com> Change-Id: Ia6928d69c011fd96a02b15b7099357464399c347 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3026699 Reviewed-by: YH Lin <yueherngl@chromium.org>
* zephyr: npcx: Default the NPCX header generator in Kconfig.npcxWai-Hong Tam2021-07-155-24/+13
| | | | | | | | | | | | | | | The NPCX header generator configs are duplicated on multiple projects. Move them to the default in Kconfig.npcx. BRANCH=None BUG=b:192253134 TEST=Built the brya, kohaku, lazor, volteer, asurada, and posix-ec images. Booted the lazor image on Lazor board. Change-Id: I560434473d76ba67fc089ead4ab39efbb5ab6703 Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3029002 Reviewed-by: Keith Short <keithshort@chromium.org>
* zephyr: Source the chip/ Kconfig in ARCH-specificWai-Hong Tam2021-07-154-1/+1
| | | | | | | | | | | | | | | | The Zephyr upstream sources the soc/ directory in ARCH-specific. Our shim zephyr/app/ec should align to source the chip/ directory in ARCH-specific. So it won't result defining a default value in the shim layer but missing the original definition in Zephyr. BRANCH=None BUG=b:192253134 TEST=Built the brya, lazor, asurada, and posix-ec images. Change-Id: I20476f8b071d530008333850d4d0a4c9598d0958 Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3032867 Reviewed-by: Keith Short <keithshort@chromium.org>
* zephyr: npcx9: Move chip specific configs to Kconfig.npcx9Wai-Hong Tam2021-07-155-51/+89
| | | | | | | | | | | | | | | | | | Similar to Kconfig.npcx7, move the NPCX9 specific configs to this file. And create Kconfig.npcx which contains the configs shared by all NPCX chipsets. This CL just moves the configs and doesn't modify the values. BRANCH=None BUG=b:192253134 TEST=Built the brya and lazor images. Booted the lazor image on Lazor board. Change-Id: I68a126e0102d3be49c2fb1620da64ba371d1404e Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3029001 Reviewed-by: Keith Short <keithshort@chromium.org>
* asurada: add baseboard_init into common zephyr/cros-ecDenis Brockus2021-07-151-0/+9
| | | | | | | | | | | | | | | | | | This was added to baseboard.c but does not seem to be there anymore. The GPIOs are needed to enable USB-A after XHCI is completely initialized. BUG=b:187149602 BRANCH=none TEST=verify boot GPIOs enable USB-A VBUS after XHCI_INIT_DONE Signed-off-by: Denis Brockus <dbrockus@google.com> Change-Id: Ieb5fb2e77722c308b3675cb54884115e4f88912a Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3033323 Tested-by: Denis Brockus <dbrockus@chromium.org> Auto-Submit: Denis Brockus <dbrockus@chromium.org> Reviewed-by: Keith Short <keithshort@chromium.org> Commit-Queue: Keith Short <keithshort@chromium.org>
* primus: Implement board_is_dts_portScott Chao2021-07-151-0/+5
| | | | | | | | | | | | | BUG=none BRANCH=none TEST=make -j BOARD=primus Signed-off-by: Scott Chao <scott_chao@wistron.corp-partner.google.com> Change-Id: I06406fa18f103a9c4ba02705e0ffd89629eb4d97 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3026702 Reviewed-by: caveh jalali <caveh@chromium.org> Reviewed-by: Boris Mittelberg <bmbm@google.com> Commit-Queue: Boris Mittelberg <bmbm@google.com>
* brya: Report port TBT capabilityCaveh Jalali2021-07-151-0/+16
| | | | | | | | | | | | | | | | This sets up override functions for brya to correctly report each port's thuderbolt compatibility. BRANCH=none BUG=b:192639464 TEST=buildall passes Change-Id: I5d26a087a51e2a6228fd76f7070d4f29960993af Signed-off-by: Caveh Jalali <caveh@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3029661 Reviewed-by: Zhuohao Lee <zhuohao@chromium.org> Reviewed-by: Boris Mittelberg <bmbm@google.com> Commit-Queue: Boris Mittelberg <bmbm@google.com>
* gimble: Implement board_is_dts_portScott Chao2021-07-151-0/+5
| | | | | | | | | | | | | BUG=none BRANCH=none TEST=make -j BOARD=gimble Signed-off-by: Scott Chao <scott_chao@wistron.corp-partner.google.com> Change-Id: I445701602e1d59e15cd738cb64ca7b4c7ba732f7 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3026703 Reviewed-by: caveh jalali <caveh@chromium.org> Reviewed-by: Boris Mittelberg <bmbm@google.com> Commit-Queue: Boris Mittelberg <bmbm@google.com>
* guybrush: Fix default ODR of motion sensorsBhanu Prakash Maiya2021-07-151-4/+4
| | | | | | | | | | | | | | | | | | | | BMI323 and BMA422 support 12500 as the lowest ODR. BRANCH=none BUG=b:178400750 TEST=Accel implementation tested on Guybrush EC commands: > accelinfo > acceldata Signed-off-by: Bhanu Prakash Maiya <bhanumaiya@chromium.org> Signed-off-by: Latchiamaran Senram <latchiamaran.senram@bosch.corp-partner.google.com> Change-Id: Ic3cd5c304360b31abc4124e417b42a2262337e3e Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3029006 Tested-by: Bhanu Prakash Maiya <bhanumaiya@google.com> Auto-Submit: Bhanu Prakash Maiya <bhanumaiya@google.com> Commit-Queue: Diana Z <dzigterman@chromium.org> Reviewed-by: Diana Z <dzigterman@chromium.org>
* driver: bmi3xx: Remove latch settings from interrupt ctrl regBhanu Prakash Maiya2021-07-151-7/+3
| | | | | | | | | | | | | | | | | | | | | | Latch configuration force interrupt to stay in high state which results in prolonged interrupts. This is not needed on ChromeOS EC BRANCH=none BUG=b:178398789 TEST=Accel implementation tested on Guybrush EC commands: > accelinfo > acceldata Signed-off-by: Bhanu Prakash Maiya <bhanumaiya@chromium.org> Signed-off-by: Latchiamaran Senram <latchiamaran.senram@bosch.corp-partner.google.com> Change-Id: I50e28cbd252345a3d6fac2b449680197d7419212 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3027680 Tested-by: Bhanu Prakash Maiya <bhanumaiya@google.com> Auto-Submit: Bhanu Prakash Maiya <bhanumaiya@google.com> Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Diana Z <dzigterman@chromium.org> Commit-Queue: Bhanu Prakash Maiya <bhanumaiya@google.com>
* gooey: Copy boten board and follow keeby baseboardreno.wang2021-07-158-658/+370
| | | | | | | | | | | | | | | | | | | | | 1. Copy boten board to gooey 2. Follow keeby design and update gpio 2.1 Remove EC_ENTERING_RW2 from boten board profile 2.2 Remove CCD_MODE_ODL gpio 2.3 Remove ECH1_PACKET_MODE gpio 2.4 Replace VARIANT_DEDEDE_EC_IT8320 with VARIANT_KEEBY_EC_IT8320 2.5 Change GPE2 netname as EC_PWR_BTN_ODL 2.6 Change baseboard as keeby BUG=b:193608405 BRANCH=None TEST=make -j BOARD=gooey Signed-off-by: reno.wang <reno.wang@lcfc.corp-partner.google.com> Change-Id: I7eba65342fe28be2dbd1ac3b826cf02cc65e8104 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3026905 Reviewed-by: Aseda Aboagye <aaboagye@chromium.org> Commit-Queue: Aseda Aboagye <aaboagye@chromium.org>
* ppc/nx20p348x: Improve nx20p3483 supportstabilize-14093.B-mainCaveh Jalali2021-07-152-85/+145
| | | | | | | | | | | | | | | | | | | | This improves support for the nx20p3483 PPC. The original driver supports both the nx20p3481 as well as nx20p3483, but did not capture some of the differences. VBUS source and sink control has been improved as that is one of the main functional differences between these chips. The nx20p3481 controls these using a switch control register while the nx20p3483 uses external signals from the TCPC. BRANCH=none BUG=b:192370665 TEST=delbin can charge reliably from brya USB3 DB Change-Id: Ic7f90a92f1ead50673157a0255021c49d70e8a80 Signed-off-by: Caveh Jalali <caveh@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3003965 Reviewed-by: Boris Mittelberg <bmbm@google.com> Reviewed-by: Denis Brockus <dbrockus@chromium.org> Commit-Queue: Denis Brockus <dbrockus@chromium.org>
* guybrush: Fix LID_ACCEL rotation matrixBhanu Prakash Maiya2021-07-151-2/+2
| | | | | | | | | | | | | | | | | | | | | After testing the LID_ACCEL on chassis the rotation matrix should be fixed for Y and Z axis. BRANCH=none BUG=b:178400750 TEST=Accel implementation tested on Guybrush EC commands: > accelinfo > acceldata Signed-off-by: Bhanu Prakash Maiya <bhanumaiya@chromium.org> Signed-off-by: Latchiamaran Senram <latchiamaran.senram@bosch.corp-partner.google.com> Change-Id: Ieb1d4e654a7417d22bb307a6f1589162ca7625e1 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3027382 Tested-by: Bhanu Prakash Maiya <bhanumaiya@google.com> Auto-Submit: Bhanu Prakash Maiya <bhanumaiya@google.com> Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Diana Z <dzigterman@chromium.org>
* Revert "Guybrush: Wait a long time to hibernate"Diana Z2021-07-151-4/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 4cb260ea26a3d6e18320bea2421624fa29b1b53d. Reason for revert: Next board version can correctly exit from hibernate. Original change's description: > Guybrush: Wait a long time to hibernate > > Avoid hibernating for now because hardware problems affect our ability > to wake properly. Leave the hibernate command in place, in case it's > needed for testing, but don't actually hibernate for an absurdly long > time. > > BRANCH=None > BUG=b:190056419 > TEST=on guybrush, confirm 'hibdelay' shows selected value > > Signed-off-by: Diana Z <dzigterman@chromium.org> > Change-Id: I477230e9f31cbb5be10fa9c29954e9634f227c41 > Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3018682 > Reviewed-by: Rob Barnes <robbarnes@google.com> Bug: b:190056419 Change-Id: I1c66e3fce4dcdfba76f7ab961260dd6e5c7679e3 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3032202 Auto-Submit: Diana Z <dzigterman@chromium.org> Tested-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Rubber Stamper <rubber-stamper@appspot.gserviceaccount.com> Bot-Commit: Rubber Stamper <rubber-stamper@appspot.gserviceaccount.com>
* zephyr: asurada: enable CONFIG_PLATFORM_EC_SWITCHDino Li2021-07-151-1/+1
| | | | | | | | | | | | | | | | Fixed the following error message from AP console: error, assuming lid is open error, assuming power button not pressed BRANCH=none BUG=b:180980668 TEST=No the error message above. Signed-off-by: Dino Li <Dino.Li@ite.com.tw> Change-Id: I33c85bf69f045ce1d52821b79ff916ad9c20c250 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3030001 Reviewed-by: Denis Brockus <dbrockus@chromium.org> Commit-Queue: Denis Brockus <dbrockus@chromium.org>
* chgstv2: Join two battery revival code blocksDaisuke Nojiri2021-07-152-9/+14
| | | | | | | | | | | | | | | | | | | | | | | The 'else' at line 2085 can accommodate only one statement since it doesn't have a curly brace. So, it's (unintentionally) closed by 'battery_seems_to_be_disconnected = ...', which was inserted by crrev.com/c/210343. It should be closed by the subsequent code ( the code wrapped by CONFIG_BATTERY_REVIVE_DISCONNECT). There are two code blocks which fix unresponsive batteries (i.e. CONFIG_BATTERY_REQUESTS_NIL_WHEN_DEAD & CONFIG_BATTERY_REVIVE_DISCONNECT). chgstv2 needs to run one of these at a time not both. That is, if CONFIG_BATTERY_REQUESTS_NIL_WHEN_DEAD is applied, CONFIG_BATTERY_REVIVE_DISCONNECT should be skipped. BUG=None BRANCH=None TEST=buildall Change-Id: Iae13cf6c33d02fe62e89b6c1bb2b5b3dc49ff8fd Signed-off-by: Daisuke Nojiri <dnojiri@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2929342 Reviewed-by: Vincent Palatin <vpalatin@chromium.org>
* chgstv2: Rename battery_seems_to_be_dead/_disconnectedDaisuke Nojiri2021-07-151-16/+16
| | | | | | | | | | | | | | | This patch renames battery_seems_to_be_dead/_disconnected to battery_seems_dead/_disconnected. There is no functionality change. BUG=None BRANCH=None TEST=buildall Change-Id: I03d023df4da4b3ab698d1d2ddafb237bb4ea60be Signed-off-by: Daisuke Nojiri <dnojiri@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3007374 Reviewed-by: Vincent Palatin <vpalatin@chromium.org>
* zephyr: fix uart output flushDawid Niedzwiecki2021-07-151-0/+6
| | | | | | | | | | | | | | | | | | | Make sure the whole UART buffer/fifo is flushed in the uart_flush_output function by checking the interrupt state. The shell_process function only passes data from shell layer to the shell_trasport layer(UART) which has its own buffers. The bug was impacting e.g. hibernating. BUG=b:191724484, b:193482737 BRANCH=none TEST=Verify the console output and hibernate works Signed-off-by: Dawid Niedzwiecki <dn@semihalf.com> Change-Id: Iaf245809be57fdba69c6a5a69d394f024ccf60ae Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3024264 Reviewed-by: CH Lin <chlin56@nuvoton.com> Reviewed-by: Keith Short <keithshort@chromium.org>
* zephyr: asurada: watchdog: reenable the watchdogDenis Brockus2021-07-151-3/+2
| | | | | | | | | | | | | | | | | | The bugs causing the system to boot loop have been fixed and turning the watchdog back on. BUG=b:192071175 BRANCH=none TEST=boot the system to kernel Signed-off-by: Denis Brockus <dbrockus@google.com> Change-Id: Ib0c2232ec791841410f87e16cdc1440dea7a6da1 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3027744 Tested-by: Denis Brockus <dbrockus@chromium.org> Auto-Submit: Denis Brockus <dbrockus@chromium.org> Commit-Queue: Yuval Peress <peress@chromium.org> Reviewed-by: Yuval Peress <peress@chromium.org>
* chgstv2: Move code waking up battery to sub-routineDaisuke Nojiri2021-07-151-75/+78
| | | | | | | | | | | | | | This patch moves the code waking up a battery to wakeup_battery. There is no functionality change. BUG=None BRANCH=None TEST=buildall Change-Id: I1eb88a6b175744abf2868027aebf8c50ab441279 Signed-off-by: Daisuke Nojiri <dnojiri@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2929341 Reviewed-by: Vincent Palatin <vpalatin@chromium.org>
* chgstv2: Move battery validate code to battery.cDaisuke Nojiri2021-07-153-19/+26
| | | | | | | | | | | | | | This patch moves the code validating battery parameters to battery.c. There is no functionality change. BUG=None BRANCH=None TEST=buildall Change-Id: I1706c4b504565b52964391077894665b4e5d1a86 Signed-off-by: Daisuke Nojiri <dnojiri@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3007375 Reviewed-by: Vincent Palatin <vpalatin@chromium.org>
* Guybrush: Sleep the battery fuel gauge before hibernatingDiana Z2021-07-141-0/+4
| | | | | | | | | | | | | | | Before we go into hibernate, try to put the battery fuel gauge into sleep mode. Note we must be in a low current state for the gauge to actually enter this mode. BRANCH=None BUG=b:186774653 TEST=on guybrush, observe power reduction in Z5 Signed-off-by: Diana Z <dzigterman@chromium.org> Change-Id: Ie02aa3ede1b3a89592bdd5cd8e701887db3c2d9f Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2967039 Reviewed-by: Aseda Aboagye <aaboagye@chromium.org>
* Guybrush: Add battery sleep informationDiana Z2021-07-141-0/+10
| | | | | | | | | | | | | | Two of the guybrush batteries support a sleep mode, so add that register information into the battery structures. BRANCH=None BUG=b:186774653 TEST=make -j buildall Signed-off-by: Diana Z <dzigterman@chromium.org> Change-Id: I156bf7878adbce95644cadaf071a37d5df4bf03e Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2967038 Reviewed-by: Aseda Aboagye <aaboagye@chromium.org>
* Fuel Gauge: Add interface for optional sleep supportDiana Z2021-07-142-0/+32
| | | | | | | | | | | | | | | Some fuel gauges may support a "sleep" mode which will enable lower power consumption in some states. Set up a structure for this along with an API which boards may use to call it. BRANCH=None BUG=b:186774653 TEST=make -j buildall Signed-off-by: Diana Z <dzigterman@chromium.org> Change-Id: I155702bfb50a7353c7728445d60ecf853e39e4c2 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2967037 Reviewed-by: Aseda Aboagye <aaboagye@chromium.org>
* zephyr/drivers: it8xxx2: flash protection API is deprecatedTim Lin2021-07-141-1/+3
| | | | | | | | | | | | | | | | | The function of flash_write_protection_set() is deprecated and will be removed in Zephyr 2.8. BUG=b:187192628 BRANCH=none TEST=No warning while building the board of hayato on zephyr2.6 Change-Id: I65e38557d7d65b6f079f20af7ecc098e30d57220 Signed-off-by: Tim Lin <tim2.lin@ite.corp-partner.google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3023747 Reviewed-by: Denis Brockus <dbrockus@chromium.org> Reviewed-by: Keith Short <keithshort@chromium.org> Tested-by: Denis Brockus <dbrockus@chromium.org> Commit-Queue: Denis Brockus <dbrockus@chromium.org>
* zephyr: drivers: add accelgyro_bmi160 test suiteTomasz Michalec2021-07-144-0/+1915
| | | | | | | | | | | | | | | BMI160 driver is tested using BMI emulator. All functions exposed in accelgyro_drv are tested for both accelerometer and gyroscope sensors. BUG=b:184856157 BRANCH=none TEST=run zmake drivers test Signed-off-by: Tomasz Michalec <tm@semihalf.com> Change-Id: Ica0e40a904c35adbd9a46e70423137e064a75059 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3017985 Reviewed-by: Jeremy Bettis <jbettis@chromium.org>
* zephyr: drivers: add accelgyro_bmi260 test suiteTomasz Michalec2021-07-144-1/+1919
| | | | | | | | | | | | | | | BMI260 driver is tested using BMI emulator. All functions exposed in accelgyro_drv are tested for both accelerometer and gyroscope sensors. BUG=b:184856157 BRANCH=none TEST=run zmake drivers test Signed-off-by: Tomasz Michalec <tm@semihalf.com> Change-Id: Id911a161bcbb2fcb87ccdadf266a683859db25d3 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2997365 Reviewed-by: Jeremy Bettis <jbettis@chromium.org>
* driver: bmi160: bmi260: Minor driver fixesTomasz Michalec2021-07-144-32/+72
| | | | | | | | | | | | | | | | | | | Fix three issues with BMI160 and BMI260 drivers: - get/set acclerometer/gyroscope offset will return error on failed read of offset register - BMI160 calibration function returns error when setting range fail - Invalid temperature is properly recognized by driver BUG=none BRANCH=none TEST=run zmake drivers test Signed-off-by: Tomasz Michalec <tm@semihalf.com> Change-Id: I545c0a931227ef7efc000ec97c1f6297a48e6d1a Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3027039 Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Jeremy Bettis <jbettis@chromium.org> Reviewed-by: Keith Short <keithshort@chromium.org>
* zephyr: Add BMI260 emulatorTomasz Michalec2021-07-146-0/+573
| | | | | | | | | | | | | | Add extension to support BMI260 model. BUG=b:184856157 BRANCH=none TEST=none Signed-off-by: Tomasz Michalec <tm@semihalf.com> Change-Id: Iaffebdb5279001d085fd56868e81318528380380 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2997364 Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Jeremy Bettis <jbettis@chromium.org>
* zephyr: Add BMI160 emulatorTomasz Michalec2021-07-1410-0/+2668
| | | | | | | | | | | | | | | | | | | | | Add BMI emulator which is emulated device on i2c bus. Emulated accelerometer and gyroscope properties are defined through device tree, but they can be changed in runtime through BMI emulator API. It allows to set custom handlers for write and read messages to emulate more complex scenarios or malfunctioning device. BMI emulator is designed to implement support for different BMI models as an extension to common emulator code. BUG=b:184856157 BRANCH=none TEST=none Signed-off-by: Tomasz Michalec <tm@semihalf.com> Change-Id: I63e9d3aca98c8923372437f7a66257a4c82817f2 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2977559 Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Jeremy Bettis <jbettis@chromium.org>
* mchp: Correct integrated SPI flash pins' configurationmartin yan2021-07-141-2/+2
| | | | | | | | | | | | | | | | | | | Corrected MEC1727 integrated SPI flash CS# (GPIO116) and CLK (GPIO117) alternative function as 1 (Internal SPI functionality) from 2 (General purpose SPI functionality). BUG=none BRANCH=none TEST=Tested on ADL RVP via EC UART console > sysjump RW: able to switch to RW from RO > sysjump RO: able to switch to RO from RW Signed-off-by: martin yan <martin.yan@microchip.corp-partner.google.com> Change-Id: I870925183e670022dc023812265a7ef496b5f255 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3021101 Reviewed-by: Vijay Hiremath <vijay.p.hiremath@intel.com> Reviewed-by: Aseda Aboagye <aaboagye@chromium.org> Commit-Queue: Aseda Aboagye <aaboagye@chromium.org>
* gooey: Initial EC imagereno.wang2021-07-149-0/+1410
| | | | | | | | | | | | | | | | | | Create the initial EC image for the gooey variant by copying the waddledee reference board EC files into a new directory named for the variant. (Auto-Generated by create_initial_ec_image.sh version 1.5.0). BUG=b:193608405 BRANCH=None TEST=make BOARD=gooey Signed-off-by: reno.wang <reno.wang@lcfc.corp-partner.google.com> Change-Id: I642f3485e92cee27ce74b1a38bf0081eb1ee98c6 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3026904 Reviewed-by: Aseda Aboagye <aaboagye@chromium.org> Commit-Queue: Aseda Aboagye <aaboagye@chromium.org>
* Dartmonkey: Implement get_fp_transport_typeBhanu Prakash Maiya2021-07-143-2/+21
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch reads GPIO_TRANSPORT_SEL in get_fp_transport_type() to get selected transport on board BRANCH=none BUG=b:192713372 TEST=1. make BOARD=nocturne_fp -j 2. On Icetower check logs 3. fpmcu console logs: ``` [1.099996 UART initialized after sysjump] [Image: RW, dartmonkey_v2.0.9475+375c295d0 cryptoc:v1.9308_26_0.9-3830fff private:v0.0.123-fd096e4 fpc:v0.0.119-cd5a676 2021-07-06 13:03:07 bhanumaiya@bhanumaiya2] [Reset cause: reset-pin power-on soft sysjump ap-off] [1.100221 Inits done] [1.100278 WARNING: Reset flags power-on + ap-off were forged.] [1.100380 TRANSPORT_SEL: UART] [1.100446 TRANSPORT_SEL: UART] ``` Signed-off-by: Bhanu Prakash Maiya <bhanumaiya@chromium.org> Change-Id: I8ed933ce7a4c8b922d9c2da75b32ba4838e10e54 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3004293 Auto-Submit: Bhanu Prakash Maiya <bhanumaiya@google.com> Reviewed-by: Jora Jacobi <jora@google.com> Reviewed-by: Craig Hesling <hesling@chromium.org> Reviewed-by: Bhanu Prakash Maiya <bhanumaiya@google.com> Commit-Queue: Bhanu Prakash Maiya <bhanumaiya@google.com> Tested-by: Bhanu Prakash Maiya <bhanumaiya@google.com>
* Homestar: Remove CONFIG_DEVICE_EVENT DEFINEtongjian2021-07-141-1/+0
| | | | | | | | | | | | | | | Homestar doesn't have WLC and doesn't need it BRANCH=Trogdor BUG=None TEST=make -j BOARD=homestar Verify build on DVT board Signed-off-by: tongjian <tongjian@huaqin.corp-partner.google.com> Change-Id: Ic49a2c8e387928bab9cad2eac261455fa69717a1 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3020677 Reviewed-by: Wai-Hong Tam <waihong@google.com> Commit-Queue: Wai-Hong Tam <waihong@google.com>
* herobrine_npcx9: Update I2C busesWai-Hong Tam2021-07-142-0/+3
| | | | | | | | | | | | | Add the I2C bus for the RTC chip. The chip runs at 400KHz. BRANCH=None BUG=b:192253134 TEST=Built the herobrine_npcx9 image successfully. Change-Id: Ibf5eec51a938b7a1ce1d1379ae8c2ede2b2f4b03 Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2993218 Reviewed-by: Keith Short <keithshort@chromium.org>
* herobrine_npcx9: Update GPIOsWai-Hong Tam2021-07-143-70/+61
| | | | | | | | | | | | | | Update the GPIOs to match the schematic. Also update the hibnerate wake sources. BRANCH=None BUG=b:192253134, b:193583152 TEST=Built the herobrine_npcx9 image successfully. Change-Id: I4ed20de0f242f6c1f5fbddef6a59526482b970d1 Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2993217 Reviewed-by: Keith Short <keithshort@chromium.org>
* herobrine_npcx9: Deprecate HIBERNATE_L controlWai-Hong Tam2021-07-142-25/+0
| | | | | | | | | | | | | | The board uses the PSL to enable the core power and the old HIBERNATE_L rails, like TCPC, PPC, sensor, etc. Deprecate the related logic. BRANCH=None BUG=b:192253134 TEST=Built the herobrine_npcx9 image successfully. Change-Id: I1f378126cdac478e335ce06e16835df200fe94ca Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2993216 Reviewed-by: Keith Short <keithshort@chromium.org>
* herobrine_npcx9: Remove 3.3V rail controlWai-Hong Tam2021-07-142-23/+0
| | | | | | | | | | | | | The 3.3V rail is not controlled by EC. Remove the control. BRANCH=None BUG=b:192253134 TEST=Built the herobrine_npcx9 image successfully. Change-Id: Id03f0b4943ce0cc19b7ac286e866d06339719223 Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2993215 Reviewed-by: Keith Short <keithshort@chromium.org>
* herobrine_npcx9: Initial board commit for NPCX9 variantWai-Hong Tam2021-07-1413-0/+1249
| | | | | | | | | | | | | | | | | This CL copies the herobrine_npcx7 board and changes the chip config to npcx9m3f. Remove the CONFIG_FLASH_SIZE_BYTES from the board level as it is moved to the chip level. BRANCH=None BUG=b:192253134 TEST=Built the herobrine_npcx9 image successfully. Change-Id: Ie970e1be9d863339869563031513af42c979aec5 Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2993214 Reviewed-by: Keith Short <keithshort@chromium.org>
* qcom: Move enabling/disabling 3.3V rail to the board levelWai-Hong Tam2021-07-147-4/+50
| | | | | | | | | | | | | | | | | | | | | | In the next generation, the 3.3V rail is not controlled by EC anymore. Move the control logic to the board level. The 3.3V rail should be enabled before the power on sequence, so use the hook chipset pre-init hook. Disable it on the chipset shutdown complete hook. For Trogdor, do it on the baseboard level. For Herobrine, do it on the board level, Herobrine-NPCX7, only. Herobrine-NPCX9 and other future boards don't need it. BRANCH=None BUG=b:187980397, b:192253134 TEST=Tested the Lazor EC-OS and Zephyr images and booted to AP. TEST=Tested the Herobrine-NPCX7 EC-OS and Zephyr images and booted to AP. Change-Id: I7e025123f8997629b9b0db46e30ea9c716bdbf99 Signed-off-by: Wai-Hong Tam <waihong@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2993213 Reviewed-by: Keith Short <keithshort@chromium.org>
* cbi: Introduce CONFIG_CBI_GPIOPhilip Chen2021-07-1410-6/+124
| | | | | | | | | | | | | | | | | | | For the boards where SKU_ID/BRD_ID comes from the strapping pins on EC, this new config enables AP to ask EC for those hardware configs using the CBI host command `EC_CMD_GET_CROS_BOARD_INFO`. BRANCH=None BUG=b:186264627 TEST=make buildall -j TEST=Enabled CONFIG_CBI_GPIO for lazor and manually verified with `ectool cbi get`. Change-Id: I7ec9097bab96d2076d9d42db2d003460db000113 Signed-off-by: Philip Chen <philipchen@google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3002452 Reviewed-by: Keith Short <keithshort@chromium.org> Commit-Queue: Philip Chen <philipchen@chromium.org> Tested-by: Philip Chen <philipchen@chromium.org>
* zephyr: asurada: adjust stack size to fix fatal errorDino Li2021-07-141-0/+15
| | | | | | | | | | | | | | | After rebase to ToT, fatal error occurred frequently during booting. Adjust stack size of tasks (usage < 80%) to fix the error. BRANCH=none BUG=none TEST=On asurada, no fatal error occurred during booting. Signed-off-by: Dino Li <Dino.Li@ite.com.tw> Change-Id: I97198785f402836de9ed41ff1a6788c644a4f77b Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3023684 Reviewed-by: Denis Brockus <dbrockus@chromium.org> Commit-Queue: Denis Brockus <dbrockus@chromium.org>
* brya: Enable DPTF supportSumeet Pawnikar2021-07-141-0/+1
| | | | | | | | | | | | | | | This enables the handling of DPTF messages from the AP. BUG=b:191442254 BRANCH=None TEST=None Change-Id: Iff7dbb0b713f9b255db71ae9d3d83ca2be24f2ac Signed-off-by: Sumeet Pawnikar <sumeet.r.pawnikar@intel.corp-partner.google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3015907 Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Commit-Queue: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
* adlrvp: Add custom board ID reading functionVijay Hiremath2021-07-143-1/+7
| | | | | | | | | | | | | | | ADLRVP has a I/O expander + EEPROM based board ID reading implementation hence added overridable custom board ID reading function. BUG=none BRANCH=none TEST='ectool version' gives intended result Change-Id: I98e49de710f54683b8fbe9f6e9615b7de0aeb4ed Signed-off-by: Vijay Hiremath <vijay.p.hiremath@intel.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3024669 Reviewed-by: AndreX Andraos <andrex.andraos@intel.com> Reviewed-by: caveh jalali <caveh@chromium.org>
* taeko: Initial EC imageamber.chen2021-07-1419-0/+2107
| | | | | | | | | | | | | | | | | Create the initial EC image for the taeko variant by copying the brya reference board EC files into a new directory named for the variant. (Auto-Generated by create_initial_ec_image.sh version 1.5.0). BUG=b:193377622 BRANCH=main TEST=make BOARD=taeko Signed-off-by: amber.chen <amber.chen@lcfc.corp-partner.google.com> Change-Id: If3b99d3d15e799b889c256f26ba47971ddd3a551 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3023506 Reviewed-by: YH Lin <yueherngl@chromium.org> Reviewed-by: Boris Mittelberg <bmbm@google.com>
* collis: gyro sensor add 2nd source icm-40608Jacky Wang2021-07-143-2/+75
| | | | | | | | | | | | | | | | | | gyro sensor add 2nd source icm-40608 BUG=b:193476997 BRANCH=firmware-volteer-13672.B TEST=make BOARD=collis 1. Set CBI SSFC 0x2 and using command "watch ectool motionsense lid_angle" for sensor icm-40608. 2. Using command "watch ectool motionsense lid_angle" for BMI160. Signed-off-by: Jacky Wang <jacky5_wang@pegatron.corp-partner.google.com> Change-Id: I4633cb25f9ef7f93d556370b7bc8d78489f75813 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3023505 Reviewed-by: Michael5 Chen <michael5_chen1@pegatron.corp-partner.google.com> Reviewed-by: Keith Short <keithshort@chromium.org> Tested-by: Michael5 Chen <michael5_chen1@pegatron.corp-partner.google.com>
* brya: disable debug accessory control on port C0Boris Mittelberg2021-07-141-1/+2
| | | | | | | | | | | | | | This will release Burnside Bridge from reset and fix the issue when Servo's USB hub disappears after Servo was reset. BRANCH=none BUG=b:191516281 TEST=running deployment in the lab Signed-off-by: Boris Mittelberg <bmbm@google.com> Change-Id: I6a65ffa13903adf96686681d961818ffe0e68fb1 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3018683 Reviewed-by: caveh jalali <caveh@chromium.org>
* bobba: Disable CONFIG_CMD_ACCELSPOOFCaveh Jalali2021-07-141-0/+1
| | | | | | | | | | | | | | | | Bobba is close to hitting its flash size limit. So, disable CONFIG_CMD_ACCELSPOOF to reclaim some flash space. BRANCH=none BUG=none TEST=build/bobba/*/space_free_flash.txt reports > 200 bytes free Change-Id: Iddf0c9eeba0d9995df58c8246d865bc69afaa5de Signed-off-by: Caveh Jalali <caveh@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3024852 Reviewed-by: Boris Mittelberg <bmbm@google.com> Reviewed-by: Keith Short <keithshort@chromium.org> Commit-Queue: Keith Short <keithshort@chromium.org>
* TCPMv2: Fix typoCaveh Jalali2021-07-131-1/+1
| | | | | | | | | | | | | | This fixes a typo in usb_pd_dpm. BRANCH=none BUG=none TEST=buildall passes Change-Id: I0b3edf8765110dae88bd49ec5e9371f3147997be Signed-off-by: Caveh Jalali <caveh@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3024851 Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Diana Z <dzigterman@chromium.org>
* TCPC: add flag to disable debug accessory controlBoris Mittelberg2021-07-132-0/+4
| | | | | | | | | | | | | | | | | The NCT38xx TCPC takes over the GPIO we otherwise use to control the Burnside Bridge on Brya P1 devices. To get the BB out of reset we add the flag to tcpc_config structure to take the control back to TCPM. BRANCH=none BUG=b:191516281 TEST=running deployment in the lab; running FAFT PD test Signed-off-by: Boris Mittelberg <bmbm@google.com> Change-Id: I73ddf26964cc6363640ddd80fbcbf353704d3198 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3016406 Reviewed-by: caveh jalali <caveh@chromium.org> Reviewed-by: Aseda Aboagye <aaboagye@chromium.org> Reviewed-by: Diana Z <dzigterman@chromium.org>
View Lorry Controller Status