| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
In the interest of making long-term branch maintenance incur as little
technical debt on us as possible, we should not maintain any files on
the branch we are not actually using.
This has the added effect of making it extremely clear when merging CLs
from the main branch when changes have the possibility to affect us.
The follow-on CL adds a convenience script to actually pull updates from
the main branch and generate a CL for the update.
BUG=b:204206272
BRANCH=ish
TEST=make BOARD=arcada_ish && make BOARD=drallion_ish
Signed-off-by: Jack Rosenthal <jrosenth@chromium.org>
Change-Id: I17e4694c38219b5a0823e0a3e55a28d1348f4b18
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3262038
Reviewed-by: Jett Rink <jettrink@chromium.org>
Reviewed-by: Tom Hughes <tomhughes@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Move test point and led gpio
from base_gpio.inc to variant.
BUG=none
BRANCH=none
TEST=make BOARD=guybrush, make BOARD=nipperkin,
make BOARD=dewatt all pass.
Signed-off-by: Zick Wei <zick.wei@quanta.corp-partner.google.com>
Change-Id: Ic6ef1d74e1e751cbc39c2d63cd782c70f85d0644
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3122696
Reviewed-by: Devin Lu <Devin.Lu@quantatw.com>
Reviewed-by: Rob Barnes <robbarnes@google.com>
Reviewed-by: Diana Z <dzigterman@chromium.org>
Commit-Queue: Rob Barnes <robbarnes@google.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Motion sensor are only supported in guybrush convertible designs.
Parade retimer is currently used by guybrush reference and OEM board.
ANX flags are only required in guybrush reference board.
BUG=b:194031783
BRANCH=None
TEST=make BOARD=nipperkin
make BOARD=guybrush
Signed-off-by: Bhanu Prakash Maiya <bhanumaiya@google.com>
Change-Id: Ia84f8396510ad833d033bb6743e22bbbdc4d5204
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3088587
Reviewed-by: Diana Z <dzigterman@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Add this signal as it is present on more recent board versions. This
should be fine on older board versions since it was a TP pin previously.
BRANCH=None
BUG=b:194320972
TEST=make -j buildall
Signed-off-by: Diana Z <dzigterman@chromium.org>
Change-Id: I839027fecaac8d47992ae262f334c88c8a7311a7
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3044406
Reviewed-by: Rob Barnes <robbarnes@google.com>
Reviewed-by: Karthikeyan Ramasubramanian <kramasub@chromium.org>
Commit-Queue: Rob Barnes <robbarnes@google.com>
Commit-Queue: Karthikeyan Ramasubramanian <kramasub@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Both PPCs require the FRS signal be set as soon as we've enabled FRS
swapping. Use the board FRS enable function to set these through the
TCPC ioexpander.
BRANCH=None
BUG=b:183586640
TEST=on guybrush, attach WooHubs to C0 and C1, and ensure FRS can
complete successfully
Signed-off-by: Diana Z <dzigterman@chromium.org>
Change-Id: I486b29c128e1d31f9d35e15df1e12a1eb3f2f3db
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2993559
Reviewed-by: Denis Brockus <dbrockus@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Drive CCD_MODE_ODL from EC when EC sees DTS connected to CCD port.
This will fix some cases where the Cr50 is not able to detect that
a CCD debug cable has been connected.
BUG=b:175056327
TEST=Connect/disconnect SuzyQ cable, see assert/unassert in log
Check gpioget on CR50 and ec, confirm CCD_MODE_ODL is correct
Connect/disconnect charger, do not see assert/unassert in log
Repeat with ServoV4
BRANCH=None
Change-Id: I411e75a47f2e1303ddbd9caa63a9417630c99b46
Signed-off-by: Rob Barnes <robbarnes@google.com>
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2659282
Reviewed-by: Denis Brockus <dbrockus@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
eSPI RST# is asserted during S0ix but eSPI is not reinitialized during
resume. eSPI RST# isn't actually needed because PLTRST# is used during
initialization.
BUG=b:186135022, b:186470159
TEST=Boot without eSPI errors. No eSPI errors during S0iX resume on
board with eSPI RST# floating.
BRANCH=None
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: I2c8276854733e23f9f1324422e281c38d86d6ad8
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2854121
Reviewed-by: Raul E Rangel <rrangel@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Initial base BMI160 sensor.
BUG=b:178213305
BRANCH=none
TEST=make -j BOARD=guybrush
TEST=can read the sensor data in ec console by i2cxfer.
Signed-off-by: Matt_Wang <Matt_Wang@compal.corp-partner.google.com>
Change-Id: Id49ff98dc921ba173b24f3c389fcfbde337ce77c
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2783514
Tested-by: Matt Wang <matt_wang@compal.corp-partner.google.com>
Reviewed-by: Bhanu Prakash Maiya <bhanumaiya@google.com>
Reviewed-by: Rob Barnes <robbarnes@google.com>
Commit-Queue: Rob Barnes <robbarnes@google.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
A1 retimer gpio on io expander were missed.
BUG=None
TEST=ioxget
BRANCH=None
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: I34d8f63e5f4048d0d7a52a915864fdb0fb7e8a51
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2809880
Reviewed-by: Diana Z <dzigterman@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
USB_C0_PPC_EN_L and USB_C1_PPC_EN_L should be asserted low during
initialization. These can be deasserted high at runtime if needed.
BUG=b:183374899
TEST=Build
BRANCH=None
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: I13a428c3dbc8d62cbd3ab82dae2ebdec8e3d0760
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2779301
Commit-Queue: Diana Z <dzigterman@chromium.org>
Reviewed-by: Diana Z <dzigterman@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Configuring the eSPI signals to default may be causing a conflict with
the npcx eSPI driver.
BUG=b:182989724
TEST=Build
BRANCH=None
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: I44390540b28661eb6add7a925f7490594a5e3764
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2766524
Commit-Queue: Diana Z <dzigterman@chromium.org>
Reviewed-by: Diana Z <dzigterman@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Switch definitions for temperature and other analog inputs to
MODULE_ADC.
BUG=None
TEST=Build
BRANCH=None
Change-Id: I9b1a35ed517b8a8fcc95c58b3853bfd02b0f1d95
Signed-off-by: Rob Barnes <robbarnes@google.com>
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2761968
Commit-Queue: Diana Z <dzigterman@chromium.org>
Reviewed-by: Diana Z <dzigterman@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Disable internal pull up for EC_BATT_PRES_ODL.
BUG=b:182876576
TEST=Verified EC_BATT_PRES_ODL will change by plug/remove battery.
BRANCH=None
Signed-off-by: elmo_lan <elmo_lan@compal.corp-partner.google.com>
Change-Id: If4cc5a8ecf59a682eebf764a9a5c710c8029a8d9
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2764204
Reviewed-by: Rob Barnes <robbarnes@google.com>
Commit-Queue: Rob Barnes <robbarnes@google.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
EN_PWR_A should alias to EN_PWR_S5. EN_PWR_Z1 is PSL_OUT.
BUG=b:182512084
TEST=Build
BRANCH=None
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: Iabec65bb573d200a12e727d281f8c97cf1ee0ec4
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2753816
Reviewed-by: Diana Z <dzigterman@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Discrete AND gate was replaced with EC logic.
AND signals SLP_S3_L and PG_PWR_S5 to drive EN_PWR_S0.
BUG=b:177071412
TEST=Build
BRANCH=None
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: I473a82dfe8e04f06cc8d2fc0639c9aaed401069a
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2618387
Reviewed-by: Denis Brockus <dbrockus@chromium.org>
Reviewed-by: Diana Z <dzigterman@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Latest schematic removes discrete AND gate and moves logic to EC.
PG_LPDDR4X_S3 and PG_GROUPC_S0 are anded to drive EN_PWR_PCORE_S0.
BUG=b:177071076
BRANCH=None
TEST=None
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: Ic4e50015b495faad4a23e09faa5cd520eb158fe4
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2618386
Reviewed-by: Diana Z <dzigterman@chromium.org>
Commit-Queue: Diana Z <dzigterman@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Swap ACOK_OD and EC_PWR_BTN_ODL.
Rename S5_PWROK, S0_PWROK_OD, PG_LPDDR4X_S3, and PCORE_EN_R.
BUG=None
BRANCH=None
TEST=Build
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: I5498c5198a5ff981ca5f6fcd0df519f48368e5e7
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2618385
Reviewed-by: Denis Brockus <dbrockus@chromium.org>
Reviewed-by: Diana Z <dzigterman@chromium.org>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Fill in guybrush gpio.inc based on schematic. Add minimal implementation
required to get guybrush to build with gpio.inc filled in.
BUG=b:175056466
TEST=Build guybrush binary
BRANCH=None
Change-Id: I2f66cebb02e174661950ec277175f63f85896c9c
Signed-off-by: Rob Barnes <robbarnes@google.com>
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2578256
Reviewed-by: Diana Z <dzigterman@chromium.org>
|
|
Create a base_gpio.inc and base_ec.tasklist. Move nearly all the
implementation to the baseboard. Parts of the implementation can be
moved to the boards as needed.
BUG=None
TEST=Build
BRANCH=None
Change-Id: I3b6ae7539b152d8078f8ef49d7da143a6283d8d4
Signed-off-by: Rob Barnes <robbarnes@google.com>
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2579647
Reviewed-by: Denis Brockus <dbrockus@chromium.org>
Reviewed-by: Diana Z <dzigterman@chromium.org>
|