| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | common: replace 1 << digits, with BIT(digits) | Gwendal Grignou | 2019-03-26 | 1 | -3/+3 |
| * | mn50: add data signing capability | Nick Sanders | 2017-10-06 | 1 | -0/+2 |
| * | cr50: CCD V1 controls SPI access | Randall Spangler | 2017-07-28 | 1 | -4/+5 |
| * | mn50: socket controls | Nick Sanders | 2017-05-25 | 1 | -0/+3 |
| * | cr50: remove code that was used to work around sys_rst issues | Mary Ruthven | 2017-05-16 | 1 | -6/+0 |
| * | mn50: initial checkin | Nick Sanders | 2017-05-12 | 1 | -0/+10 |
| * | cr50: usb_spi: Block SPI when console locked. | Aseda Aboagye | 2017-02-02 | 1 | -1/+3 |
| * | chip/g to chip/lm4: fix more misspellings in comments | Martin Roth | 2016-11-15 | 1 | -2/+2 |
| * | g: check that the rx fifo is ready before reading from it | Mary Ruthven | 2016-10-13 | 1 | -3/+0 |
| * | cr50: fix usb spi to disable resets while doing updates | Mary Ruthven | 2016-07-28 | 1 | -3/+3 |
| * | cr50: generate HARD RESET when sys_reset is asserted | Vadim Bendebury | 2016-07-01 | 1 | -0/+6 |
| * | g: implement EC/AP flash access via CCD | Mary Ruthven | 2016-06-03 | 1 | -0/+230 |
 |
index : delta/coreboot/chrome-ec.git | |
| review.coreboot.org: chrome-ec.git |
| summaryrefslogtreecommitdiff |